

# 0.5 AND 4.0 AMP ISODRIVERS (2.5 AND 5 KV<sub>RMS</sub>)

#### **Features**

- Two completely isolated drivers in one package
  - Up to 5 kV<sub>RMS</sub> input-to-output isolation
  - Up to 1500 V<sub>DC</sub> peak driver-todriver differential voltage
- HS/LS and dual driver versions
- Up to 8 MHz switching frequency ■
- 0.5 A peak output (Si8230/1/2/7)
- 4.0 A peak output (Si8233/4/5/6/8)
- High electromagnetic immunity

- Two completely isolated drivers 60 ns propagation delay (max)
  - Independent HS and LS inputs or PWM input versions
  - Transient immunity >45 kV/µs
  - Overlap protection and programmable dead time
  - AEC-Q100 qualification
  - Wide operating range
    - -40 to +125 °C
  - RoHS-compliant packages
    - SOIC-16 wide body
    - SOIC-16 narrow body
    - LGA-14

### **Applications**

- Power delivery systems
- Motor control systems
- Isolated dc-dc power supplies
- Lighting control systems
- Plasma displays
- Solar and industrial inverters


#### Safety Approval

- UL 1577 recognized
  - Up to 5000 Vrms for 1 minute
- CSA component notice 5A approval
  - IEC 60950-1, 61010-1, 60601-1 (reinforced insulation)
- VDE certification conformity
  - IEC 60747-5-5 (VDE 0884 Part 5)
  - EN 60950-1 (reinforced insulation)
- CQC certification approval
  - GB4943.1

#### **Description**

The Si823x isolated driver family combines two independent, isolated drivers into a single package. The Si8230/1/3/4 are high-side/low-side drivers, and the Si8232/5/6/7/8 are dual drivers. Versions with peak output currents of 0.5 A (Si8230/1/2/7) and 4.0 A (Si8233/4/5/6/8) are available. All drivers operate with a maximum supply voltage of 24 V.

The Si823x drivers utilize Silicon Labs' proprietary silicon isolation technology, which provides up to 5 kV<sub>RMS</sub> withstand voltage per UL1577 and fast 60 ns propagation times. Driver outputs can be grounded to the same or separate grounds or connected to a positive or negative voltage. The TTL level compatible inputs with >400 mV hysteresis are available in individual control input (Si8230/2/3/5/6/7/8) or PWM input (Si8231/4) configurations. High integration, low propagation delay, small installed size, flexibility, and cost-effectiveness make the Si823x family ideal for a wide range of isolated MOSFET/IGBT gate drive applications.





# TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Top-Level Block Diagrams	4
2. Electrical Specifications	
2.1. Test Circuits	
3. Functional Description	
3.1. Typical Operating Characteristics (0.5 Amp)	
3.2. Typical Operating Characteristics (4.0 Amp)	
3.3. Family Overview and Logic Operation During Startup	
3.4. Power Supply Connections	
3.5. Power Dissipation Considerations	
3.6. Layout Considerations	26
3.7. Undervoltage Lockout Operation	26
3.8. Programmable Dead Time and Overlap Protection	28
4. Applications	30
4.1. High-Side/Low-Side Driver	30
4.2. Dual Driver	
4.3. Dual Driver with Thermally Enhanced Package (Si8236)	
5. Pin Descriptions	
6. Ordering Guide	
7. Package Outline: 16-Pin Wide Body SOIC	
8. Land Pattern: 16-Pin Wide Body SOIC	
9. Package Outline: 16-Pin Narrow Body SOIC	
10. Land Pattern: 16-Pin Narrow Body SOIC	
11. Package Outline: 14 LD LGA (5 x 5 mm)	
12. Land Pattern: 14 LD LGA	
13. Package Outline: 14 LD LGA with Thermal Pad (5 x 5 mm)	
14. Land Pattern: 14 LD LGA with Thermal Pad	
15. Top Markings	
15.1. Si823x Top Marking (16-Pin Wide Body SOIC)	
15.2. Top Marking Explanation (16-Pin Wide Body SOIC)	
15.3. Si823x Top Marking (16-Pin Narrow Body SOIC)	
15.4. Top Marking Explanation (16-Pin Narrow Body SOIC)	
15.5. Si823x Top Marking (14 LD LGA)	
15.6. Top Marking Explanation (14 LD LGA)	
Document Change List	
Contact Information	56



# 1. Top-Level Block Diagrams




Figure 1. Si8230/3 Two-Input High-Side/Low-Side Isolated Drivers




Figure 2. Si8231/4 Single-Input High-Side/Low-Side Isolated Drivers






Figure 3. Si8232/5/6/7/8 Dual Isolated Drivers

# 2. Electrical Specifications

**Table 1. Electrical Characteristics**<sup>1</sup> 2.7 V < VDDI < 5.5 V, VDDA = VDDB = 12 V or 15 V. TA = -40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DC Specifications	<u> </u>		I			
Input-side Power Supply Voltage	VDDI	Si8230/1/2/3/4/5/6 Si8237/8	4.5 2.7	_	5.5 5.5	V
Driver Supply Voltage	VDDA, VDDB	Voltage between VDDA and GNDA, and VDDB and GNDB (See "6. Ordering Guide")	6.5	_	24	V
Input Supply Quiescent	IDDI(Q)	Si8230/2/3/5/6/7/8	_	2	3	mA
Current	וטטו(ע)	Si8231/4	_	3.5	5	mA
Output Supply Quiescent Current	IDDA(Q), IDDB(Q)	Current per channel	_	_	3.0	mA
Input Supply Active Current	IDDI	Input freq = 500 kHz, no load	_	3.5	_	mA
Output Supply Active Current	IDDA IDDB	Current per channel with Input freq = 500 kHz, no load	_	6	_	mA
Input Pin Leakage Current	IVIA, IVIB, IPWM		-10	_	+10	μA dc
Input Pin Leakage Current	IDISABLE		-10	_	+10	μA dc
Logic High Input Threshold	VIH		2.0	_	_	V
Logic Low Input Threshold	VIL		_		0.8	V
Input Hysteresis	VI <sub>HYST</sub>	Si8230/1/2/3/4/5/6/7/8	400	450	_	mV
Logic High Output Voltage	VOAH, VOBH	IOA, IOB = -1 mA	(VDDA /VDDB) — 0.04	_	_	V
Logic Low Output Voltage	VOAL, VOBL	IOA, IOB = 1 mA	_		0.04	V
Output Short-Circuit Pulsed	IOA(SCL),	Si8230/1/2/7, Figure 4	_	0.5	_	Α
Sink Current	IOB(SCL)	Si8233/4/5/6/8, Figure 4	_	4.0	_	Α
Output Short-Circuit Pulsed	IOA(SCH),	Si8230/1/2/7, Figure 5	_	0.25	_	Α
Source Current	IOB(SCH)	Si8233/4/5/6/8, Figure 5	_	2.0	_	Α
Output Sink Resistance	Boyes	Si8230/1/2/7	_	5.0		Ω
Output Silik nesistance	R <sub>ON(SINK)</sub>	Si8233/4/5/6/8	_	1.0	_	Ω

#### Notes:

- 1. VDDA = VDDB = 12 V for 5, 8, and 10 V UVLO devices; VDDA = VDDB = 15 V for 12.5 V UVLO devices.
- 2. TDD is the minimum overlap time without triggering overlap protection (Si8230/1/3/4 only).
- 3. The largest RDT resistor that can be used is 220 k $\Omega$ ..

Table 1. Electrical Characteristics  $^1$  (Continued) 2.7 V < VDDI < 5.5 V, VDDA = VDDB = 12 V or 15 V. TA = -40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
0 1 10 10 11	D	Si8230/1/2/7	_	15	_	Ω
Output Source Resistance	R <sub>ON(SOURCE)</sub>	Si8233/4/5/6/8	_	2.7	_	Ω
VDDI Undervoltage Threshold	VDDI <sub>UV+</sub>	VDDI rising (Si8230/1/2/3/4/5/6)	3.60	4.0	4.45	٧
VDDI Undervoltage Threshold	VDDI <sub>UV</sub> _	VDDI falling (Si8230/1/2/3/4/5/6)	3.30	3.70	4.15	V
VDDI Lockout Hysteresis	VDDI <sub>HYS</sub>	(Si8230/1/2/3/4/5/6)	_	250	_	mV
VDDI Undervoltage Threshold	VDDI <sub>UV+</sub>	VDDI rising (Si8237/8)	2.15	2.3	2.5	٧
VDDI Undervoltage Threshold	VDDI <sub>UV</sub> _	VDDI falling (Si8237/8)	2.10	2.22	2.40	V
VDDI Lockout Hysteresis	VDDI <sub>HYS</sub>	(Si8237/8)	_	75	_	mV
VDDA, VDDB Undervoltage Threshold	VDDA <sub>UV+</sub> , VDDB <sub>UV+</sub>	VDDA, VDDB rising				
5 V Threshold		See Figure 37 on page 27.	5.20	5.80	6.30	V
8 V Threshold		See Figure 38 on page 27.	7.50	8.60	9.40	V
10 V Threshold		See Figure 39 on page 27.	9.60	11.1	12.2	V
12.5 V Threshold		See Figure 40 on page 27.	12.4	13.8	14.8	V
VDDA, VDDB Undervoltage Threshold	VDDA <sub>UV-</sub> , VDDB <sub>UV-</sub>	VDDA, VDDB falling				
5 V Threshold		See Figure 37 on page 27.	4.90	5.52	6.0	V
8 V Threshold		See Figure 38 on page 27.	7.20	8.10	8.70	V
10 V Threshold		See Figure 39 on page 27.	9.40	10.1	10.9	V
12.5 V Threshold		See Figure 40 on page 27.	11.6	12.8	13.8	V
VDDA, VDDB Lockout Hysteresis	VDDA <sub>HYS</sub> , VDDB <sub>HYS</sub>	UVLO voltage = 5 V	_	280	_	mV
VDDA, VDDB Lockout Hysteresis	VDDA <sub>HYS</sub> , VDDB <sub>HYS</sub>	UVLO voltage = 8 V	_	600	_	mV
VDDA, VDDB Lockout Hysteresis	VDDA <sub>HYS</sub> , VDDB <sub>HYS</sub>	UVLO voltage = 10 V or 12.5 V	_	1000	_	mV

#### Notes:

- 1. VDDA = VDDB = 12 V for 5, 8, and 10 V UVLO devices; VDDA = VDDB = 15 V for 12.5 V UVLO devices.
- 2. TDD is the minimum overlap time without triggering overlap protection (Si8230/1/3/4 only).
- 3. The largest RDT resistor that can be used is 220 k $\Omega$ ..



# Si823x

Table 1. Electrical Characteristics  $^1$  (Continued) 2.7 V < VDDI < 5.5 V, VDDA = VDDB = 12 V or 15 V. TA = -40 to +125 °C. Typical specs at 25 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
AC Specifications		,				
Minimum Pulse Width			_	10	_	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	CL = 200 pF	_	30	60	ns
Pulse Width Distortion   t <sub>PLH</sub> - t <sub>PHL</sub>	PWD		_	_	5.60	ns
Minimum Overlap Time <sup>2</sup>	TDD	DT = VDDI, No-Connect	_	0.4	_	ns
D3	DT	Figure 42, RDT = 100 k	_	900	_	ns
Programmed Dead Time <sup>3</sup>	וט	Figure 42, RDT = 6 k	_	70	_	ns
Outrot Discount Fall Time	+ +	C <sub>L</sub> = 200 pF (Si8230/1/2/7)	_	_	20	ns
Output Rise and Fall Time	t <sub>R</sub> ,t <sub>F</sub>	C <sub>L</sub> = 200 pF (Si8233/4/5/6/8)	_	_	12	ns
Shutdown Time from Disable True	t <sub>SD</sub>		_	_	60	ns
Restart Time from Disable False	t <sub>RESTART</sub>		_	_	60	ns
Device Start-up Time	t <sub>START</sub>	Time from VDD_ = VDD_UV+ to VOA, VOB = VIA, VIB	_	_	40	μs
Common Mode Transient Immunity	CMTI	VIA, VIB, PWM = VDDI or 0 V V <sub>CM</sub> = 1500 V (see Figure 6)	20	45	_	kV/μs

## Notes:

- 1. VDDA = VDDB = 12 V for 5, 8, and 10 V UVLO devices; VDDA = VDDB = 15 V for 12.5 V UVLO devices.
- 2. TDD is the minimum overlap time without triggering overlap protection (Si8230/1/3/4 only).
- 3. The largest RDT resistor that can be used is 220 k $\Omega$ .



#### 2.1. Test Circuits

Figures 4, 5, and 6 depict sink current, source current, and common-mode transient immunity test circuits, respectively.





Figure 4. IOL Sink Current Test Circuit



**Figure 5. IOH Source Current Test Circuit** 






Figure 6. Common Mode Transient Immunity Test Circuit



# Table 2. Regulatory Information 1,2,3,4

#### **CSA**

The Si823x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

61010-1: Up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 600 V<sub>RMS</sub> basic insulation working voltage.

60950-1: Up to 600  $V_{RMS}$  reinforced insulation working voltage; up to 1000  $V_{RMS}$  basic insulation working voltage.

60601-1: Up to 125 V<sub>RMS</sub> reinforced insulation working voltage; up to 380 V<sub>RMS</sub> basic insulation working voltage.

#### **VDE**

The Si823x is certified according to IEC 60747-5-5. For more details, see File 5006301-4880-0001.

60747-5-5: Up to 891  $V_{peak}$  for basic insulation working voltage.

60950-1: Up to 600  $V_{RMS}$  reinforced insulation working voltage; up to 1000  $V_{RMS}$  basic insulation working voltage.

#### UL

The Si823x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000 V<sub>RMS</sub> isolation voltage for basic protection.

#### CQC

The Si823x is certified under GB4943.1-2011. For more details, see File V2012CQC001041.

Rated up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

#### Notes:

- 1. Regulatory Certifications apply to 2.5 kV<sub>RMS</sub> rated devices which are production tested to 3.0 kV<sub>RMS</sub> for 1 sec.
- 2. Regulatory Certifications apply to  $3.75~\text{kV}_{\text{RMS}}$  rated devices which are production tested to  $4.5~\text{kV}_{\text{RMS}}$  for 1 sec.
- 3. Regulatory Certifications apply to 5.0 kV $_{RMS}$  rated devices which are production tested to 6.0 kV $_{RMS}$  for 1 sec.
- 4. For more information, see "6. Ordering Guide" on page 39.



**Table 3. Insulation and Safety-Related Specifications** 

			Value	е		
Symbol	Test Condition	WBSOIC-16 5 kV <sub>RMS</sub>	WBSOIC-16 NBSOIC-16 2.5 kV <sub>RMS</sub>	14 LD LGA 2.5 kV <sub>RMS</sub>	14 LD LGA with Pad 1.0 kV <sub>RMS</sub>	Unit
L(101)		8.0	8.0/4.01	3.5	1.75	mm
L(1O2)		8.0	8.0/4.01	3.5	1.75	mm
		0.014	0.014	0.014	0.014	mm
PTI	IEC60112	600	600	600	600	V
ED		0.040	0.019	0.021	0.021	mm
R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	Ω
C <sub>IO</sub>	f = 1 MHz	1.4	1.4	1.4	1.4	pF
C <sub>I</sub>		4.0	4.0	4.0	4.0	pF
	L(1O1) L(1O2)  PTI ED R <sub>IO</sub> C <sub>IO</sub>	Condition   Condition   L(101)	Symbol         Condition         WBSOIC-16 5 kV <sub>RMS</sub> L(1O1)         8.0           L(1O2)         8.0           O.014           PTI         IEC60112         600           ED         0.040           R <sub>IO</sub> 10 <sup>12</sup> C <sub>IO</sub> f = 1 MHz         1.4	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

#### Notes:

- 1. The values in this table correspond to the nominal creepage and clearance values as detailed in "7. Package Outline: 16-Pin Wide Body SOIC", "9. Package Outline: 16-Pin Narrow Body SOIC", "11. Package Outline: 14 LD LGA (5 x 5 mm)", and "13. Package Outline: 14 LD LGA with Thermal Pad (5 x 5 mm)". VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC 16 and 7.6 mm minimum for the WB SOIC-16 package.
- 2. To determine resistance and capacitance, the Si823x is converted into a 2-terminal device. Pins 1–8 (1-7, 14 LD LGA) are shorted together to form the first terminal and pins 9–16 (8-14, 14 LD LGA) are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- 3. Measured from input pin to ground.

Table 4. IEC 60664-1 (VDE 0884 Part 5) Ratings

			Specifi	ication	
Parameter	Test Condition	WB NB SOIC-16		14 LD LGA	14 LD LGA with Pad
Basic Isolation Group	Material Group	I	I	I	I
	Rated Mains Voltages ≤ 150 V <sub>RMS</sub>	I-IV	I-IV	I-IV	I-IV
Installation Classification	Rated Mains Voltages ≤ 300 V <sub>RMS</sub>	I-IV	1-111	1-111	1-111
Installation Classification	Rated Mains Voltages ≤ 400 V <sub>RMS</sub>	1-111	I-II	I-II	I-II
	Rated Mains Voltages ≤ 600 V <sub>RMS</sub>	1-111	1-11	I-II	1-1



Table 5. IEC 60747-5-5 Insulation Characteristics\*

			Characteristic	;	
Symbol	Test Condition	WB SOIC-16	NB SOIC-16 14 LD LGA	14 LD LGA with Pad	Unit
V <sub>IORM</sub>		891	560	373	V peak
$V_PR$	$\label{eq:second-control} \begin{array}{l} \text{Method b1} \\ (\text{V}_{IORM} \times 1.875 = \text{V}_{PR}, \\ 100\% \\ \text{Production Test,} \\ t_{m} = 1 \text{ sec,} \\ \text{Partial Discharge} < 5 \\ \text{pC)} \end{array}$	1375	1050	700	V peak
V <sub>IOTM</sub>	t = 60 sec	6000	4000	2650	V peak
		2	2	2	
R <sub>S</sub>		>10 <sup>9</sup>	>10 <sup>9</sup>	>10 <sup>9</sup>	Ω
	V <sub>IORM</sub> V <sub>PR</sub>	$V_{IORM}$ $V_{PR}$ $V_{PR}$ $Method b1$ $(V_{IORM} \times 1.875 = V_{PR}, 100\%$ $Production Test, t_m = 1 sec, Partial Discharge < 5 pC)$ $V_{IOTM}$ $t = 60 sec$			$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

\*Note: Maintenance of the safety data is ensured by protective circuits. The Si823x provides a climate classification of 40/125/21.

Table 6. IEC Safety Limiting Values<sup>1</sup>

Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-16	14 LD LGA	14 LD LGA with Pad	Unit
Case Temperature	T <sub>S</sub>		150	150	150	150	°C
Safety Input Current	I <sub>S</sub>	$\begin{array}{c} \theta_{JA} = 100 \ ^{\circ}\text{C/W} \ (WB \ SOIC\text{-}16), \\ 105 \ ^{\circ}\text{C/W} \ (NB \ SOIC\text{-}16, \ 14 \ LD \ LGA), \\ 50 \ ^{\circ}\text{C/W} \ (14 \ LD \ LGA \ with \ Pad) \\ V_{DDI} = 5.5 \ V, \\ V_{DDA} = V_{DDB} = 24 \ V, \\ T_{J} = 150 \ ^{\circ}\text{C}, \ T_{A} = 25 \ ^{\circ}\text{C} \end{array}$	50	50	50	100	mA
Device Power Dissipation <sup>2</sup>	P <sub>D</sub>		1.2	1.2	1.2	1.2	W

#### Notes:

- 1. Maximum value allowed in the event of a failure. Refer to the thermal derating curve in Figures 7 and 8.
- 2. The Si82xx is tested with  $V_{DDI}$  = 5.5 V,  $V_{DDA}$  =  $V_{DDB}$  = 24 V,  $T_{J}$  = 150  $^{\circ}$ C,  $C_{L}$  = 100 pF, input 2 MHz 50% duty cycle square wave.



**Table 7. Thermal Characteristics** 

Parameter	Symbol	WB SOIC-16	NB SOIC-16	14 LD LGA	14 LD LGA with Pad	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{\sf JA}$	100	105	105	50	°C/W

Table 8. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Min	Тур	Max	Unit
Storage Temperature <sup>2</sup>	T <sub>STG</sub>	-65	_	+150	°C
Ambient Temperature under Bias	T <sub>A</sub>	-40	_	+125	°C
Junction Temperature	T <sub>J</sub>	_	_	+150	°C
Input-side Supply Voltage	VDDI	-0.6	_	6.0	V
Driver-side Supply Voltage	VDDA, VDDB	-0.6	_	30	V
Voltage on any Pin with respect to Ground	VIN	-0.5	_	VDD + 0.5	V
Output Drive Current per Channel	Io	_	_	10	mA
Lead Solder Temperature (10 sec.)		_	_	260	°C
Maximum Isolation (Input to Output) (1 sec) WB SOIC-16		_	_	6500	V <sub>RMS</sub>
Maximum Isolation (Output to Output) (1 sec) WB SOIC-16		_	_	2500	V <sub>RMS</sub>
Maximum Isolation (Input to Output) (1 sec) NB SOIC-16		_	_	4250	V <sub>RMS</sub>
Maximum Isolation (Output to Output) (1 sec) NB SOIC-16		_	_	2500	V <sub>RMS</sub>
Maximum Isolation (Input to Output) (1 sec) 14 LD LGA without Thermal Pad		_	_	3850	V <sub>RMS</sub>
Maximum Isolation (Output to Output) (1 sec) 14 LD LGA without Thermal Pad		_	_	650	V <sub>RMS</sub>
Maximum Isolation (Input to Output) (1 sec) 14 LD LGA with Thermal Pad		_	_	1850	V <sub>RMS</sub>
Maximum Isolation (Output to Output) (1 sec) 14 LD LGA with Thermal Pad		_	_	0	V <sub>RMS</sub>

#### Notes:

- 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. VDE certifies storage temperature from -40 to 150 °C.






Figure 7. WB SOIC-16, NB SOIC-16, 14 LD LGA Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-5




Figure 8. 14 LD LGA with Pad Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-5



# 3. Functional Description

The operation of an Si823x channel is analogous to that of an optocoupler and gate driver, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si823x channel is shown in Figure 9.




Figure 9. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 10 for more details.




Figure 10. Modulation Scheme



# 3.1. Typical Operating Characteristics (0.5 Amp)

The typical performance characteristics depicted in Figures 11 through 22 are for information purposes only. Refer to Table 1 on page 6 for actual specification limits.




Figure 11. Rise/Fall Time vs. Supply Voltage




Figure 14. Supply Current vs. Supply Voltage




Figure 12. Propagation Delay vs. Supply Voltage




Figure 15. Supply Current vs. Temperature




Figure 13. Supply Current vs. Supply Voltage




Figure 16. Rise/Fall Time vs. Load






Figure 17. Propagation Delay vs. Load




Figure 18. Propagation Delay vs. Temperature




Figure 19. Output Sink Current vs. Supply Voltage




Figure 20. Output Source Current vs. Supply Voltage




Figure 21. Output Sink Current vs. Temperature




Figure 22. Output Source Current vs. Temperature



# 3.2. Typical Operating Characteristics (4.0 Amp)

The typical performance characteristics depicted in Figures 23 through 34 are for information purposes only. Refer to Table 1 on page 6 for actual specification limits.




Figure 23. Rise/Fall Time vs. Supply Voltage




Figure 24. Propagation Delay vs. Supply Voltage




Figure 25. Supply Current vs. Supply Voltage




Figure 26. Supply Current vs. Supply Voltage




Figure 27. Supply Current vs. Temperature




Figure 28. Rise/Fall Time vs. Load






Figure 29. Propagation Delay vs. Load




Figure 30. Propagation Delay vs. Temperature




Figure 31. Output Sink Current vs. Supply Voltage




Figure 32. Output Source Current vs. Supply Voltage




Figure 33. Output Sink Current vs. Temperature




Figure 34. Output Source Current vs. Temperature



## 3.3. Family Overview and Logic Operation During Startup

The Si823x family of isolated drivers consists of high-side, low-side, and dual driver configurations.

#### 3.3.1. Products

Table 9 shows the configuration and functional overview for each product in this family.

Table 9. Si823x Family Overview

Part Number	Configuration	Overlap Protection	Programmable Dead Time	Inputs	Peak Output Current (A)
Si8230	High-Side/Low-Side	✓	✓	VIA, VIB	0.5
Si8231	High-Side/Low-Side	✓	✓	PWM	0.5
Si8232/7	Dual Driver	_	_	VIA, VIB	0.5
Si8233	High-Side/Low-Side	✓	✓	VIA, VIB	4.0
Si8234	High-Side/Low-Side	✓	✓	PWM	4.0
Si8235/6/8	Dual Driver	_	_	VIA, VIB	4.0

#### 3.3.2. Device Behavior

Table 10 consists of truth tables for the Si8230/3, Si8231/4, and Si8232/5/6 families.

Table 10. Si823x Family Truth Table<sup>1</sup>

	Si8230/3 (High-Side/Low-Side) Truth Table								
Inp	outs	VDDI State	Disable	Out	tput	Notes			
VIA	VIB	VDDI State	Disable	VOA	VOB	Notes			
L	L	Powered	L	L	L	Output transition occurs after internal dead time expires.			
L	Н	Powered	L	L	Н	Output transition occurs after internal dead time expires.			
Н	L	Powered	L	Н	L	Output transition occurs after internal dead time expires.			
Н	Н	Powered	L	L	L	Invalid state. Output transition occurs after internal dead time expires.			
X <sup>2</sup>	X <sup>2</sup>	Unpowered	Х	L	L	Output returns to input state within 7 µs of VDDI power restoration.			
X	X	Powered	Н	L	L	Device is disabled.			
		Si8	231/4 (PV	VM Input	High-Si	de/Low-Side) Truth Table			
PWM	Input	VDDI State	Disable	Output		Notes			
. *****	iiiput	VDDI Gtate	Disable	VOA	VOB	Notes			
ŀ	Н	Powered	L	Н	L	Output transition occurs after internal dead time expires.			
!	L	Powered	L	L	Н	Output transition occurs after internal dead time expires.			
×	<b>(</b> <sup>2</sup>	Unpowered	Х	L	L	Output returns to input state within 7 µs of VDDI power restoration.			
)	X	Powered	Н	L	L	Device is disabled.			

# Notes:

- 1. This truth table assumes VDDA and VDDB are powered. If VDDA and VDDB are below UVLO, see "3.7.2. Undervoltage Lockout" on page 26 for more information.
- 2. Note that an input can power the input die through an internal diode if its source has adequate current.



# Table 10. Si823x Family Truth Table (Continued)

	Si8232/5/6/7/8 (Dual Driver) Truth Table					
Inputs		VDDI State	Disable	Output		Notes
VIA	VIB	VDDI State	Disable	VOA	VOB	Notes
L	L	Powered	L	L	L	Output transition occurs immediately (no internal dead time).
L	Н	Powered	L	L	Н	Output transition occurs immediately (no internal dead time).
Н	L	Powered	L	Н	L	Output transition occurs immediately (no internal dead time).
Н	Н	Powered	L	Н	Н	Output transition occurs immediately (no internal dead time).
X <sup>2</sup>	X <sup>2</sup>	Unpowered	Х	L	L	Output returns to input state within 7 μs of VDDI power restoration.
Х	X	Powered	Н	L	L	Device is disabled.

#### Notes:

- 1. This truth table assumes VDDA and VDDB are powered. If VDDA and VDDB are below UVLO, see "3.7.2. Undervoltage Lockout" on page 26 for more information.
- 2. Note that an input can power the input die through an internal diode if its source has adequate current.



# 3.4. Power Supply Connections

Isolation requirements mandate individual supplies for VDDI, VDDA, and VDDB. The decoupling caps for these supplies must be placed as close to the VDD and GND pins of the Si823x as possible. The optimum values for these capacitors depend on load current and the distance between the chip and the regulator that powers it. Low effective series resistance (ESR) capacitors, such as Tantalum, are recommended.

# 3.5. Power Dissipation Considerations

Proper system design must assure that the Si823x operates within safe thermal limits across the entire load range. The Si823x total power dissipation is the sum of the power dissipated by bias supply current, internal parasitic switching losses, and power dissipated by the series gate resistor and load. Equation 1 shows total Si823x power dissipation.

$$P_{D} = (V_{DDI})(I_{DDI}) + 2(I_{DD2})(V_{DD2}) + (f)(Q_{TL})(V_{DD2}) \left[\frac{R_{p}}{R_{p} + R_{q}}\right] + (f)(Q_{TL})(V_{DD2}) \left[\frac{R_{n}}{R_{n} + R_{q}}\right] + 2fCintV_{DD2}^{2}$$

where:

P<sub>D</sub> is the total Si823x device power dissipation (W)

 $I_{\mathrm{DDI}}$  is the input-side maximum bias current (3 mA)

I<sub>DD2</sub> is the driver die maximum bias current (2.5 mA)

C<sub>int</sub> is the internal parasitic capacitance (75 pF for the 0.5 A driver and 370 pF for the 4.0 A driver)

V<sub>DDI</sub> is the input-side VDD supply voltage (2.7 to 5.5 V)

V<sub>DD2</sub> is the driver-side supply voltage (10 to 24 V)

f is the switching frequency (Hz)

 $Q_{TL}$  is the total highside bootstrap charge (see Section 2.2 of AN486)

R<sub>G</sub> is the external gate resistor

 $R_P$  is the  $R_{DS(ON)}$  of the driver pull-up switch: (Rp=15 $\Omega$  for the 0.5A driver; Rp=2.7 $\Omega$  for the 4.0A driver)

 $R_n$  is the  $R_{DS(\Omega N)}$  of the driver pull-down switch: (Rn=5 $\Omega$  for the 0.5A driver and 1 $\Omega$  for the 4.0A driver)

#### Equation 1.

Power dissipation example for 0.5 A driver using Equation 1 with the following givens:

 $V_{DDI} = 5.0 \text{ V}$ 

 $V_{DD2} = 12 \text{ V}$ 

f = 350 kHz

 $R_G = 22 \Omega$ 

 $Q_G = 25 nC$ 

$$Pd = 0.015 + 0.060 + (350 \times 10^{3})(25 \times 10^{-9})(12) \left[\frac{15}{15 + 22}\right] + (f)(Q_{TL})(V_{DD2}) \left[\frac{5}{5 + 22}\right] + 2[(350 \times 10^{3})(75 \times 10^{-12})(144)]$$

= 140 mW

From which the driver junction temperature is calculated using Equation 2, where:

Pd is the total Si823x device power dissipation (W)

 $\theta_{ia}$  is the thermal resistance from junction to air (105 °C/W in this example)

T<sub>A</sub> is the ambient temperature



$$T_j = P_d \times \theta_{ja} + T_A$$
  
= (0.145)(105) + 20  
= 35.2 °C

The maximum power dissipation allowable for the Si823x is a function of the package thermal resistance, ambient temperature, and maximum allowable junction temperature, as shown in Equation 2:

$$P_{Dmax} \le \frac{T_{jmax} - T_A}{\theta ja}$$

P<sub>Dmax</sub> = Maximum Si823x power dissipation (W)

T<sub>jmax</sub> = Si823x maximum junction temperature (150 °C)

 $T_A$  = Ambient temperature (°C)

 $\theta$ ja = Si823x junction-to-air thermal resistance (105 °C/W)

f = Si823x switching frequency (Hz)

#### Equation 2.

Substituting values for  $P_{Dmax}$   $T_{jmax}$ ,  $T_A$ , and  $\theta_{ja}$  into Equation 2 results in a maximum allowable total power dissipation of 1.19 W. Maximum allowable load is found by substituting this limit and the appropriate data sheet values from Table 1 on page 6 into Equation 1 and simplifying. The result is Equation 3 (0.5 A driver) and Equation 4 (4.0 A driver), both of which assume VDDI = 5 V and VDDA = VDDB = 18 V.

$$C_{L(MAX)} = \frac{1.4 \times 10^{-3}}{f} - 7.5 \times 10^{-11}$$

### Equation 3.

$$C_{L(MAX)} \, = \, \frac{1.4 \times 10^{-3}}{f} - 3.7 \times 10^{-10}$$

#### Equation 4.

Equation 1 and Equation 2 are graphed in Figure 35 where the points along the load line represent the package dissipation-limited value of CL for the corresponding switching frequency.






Figure 35. Max Load vs. Switching Frequency



### 3.6. Layout Considerations

It is most important to minimize ringing in the drive path and noise on the Si823x VDD lines. Care must be taken to minimize parasitic inductance in these paths by locating the Si823x as close to the device it is driving as possible. In addition, the VDD supply and ground trace paths must be kept short. For this reason, the use of power and ground planes is highly recommended. A split ground plane system having separate ground and VDD planes for power devices and small signal components provides the best overall noise performance.

# 3.7. Undervoltage Lockout Operation

Device behavior during start-up, normal operation and shutdown is shown in Figure 36, where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively. Note that outputs VOA and VOB default low when input side power supply (VDDI) is not present.

#### 3.7.1. Device Startup

Outputs VOA and VOB are held low during power-up until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs VIA and VIB.

#### 3.7.2. Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. The input (control) side, Driver A and Driver B, each have their own undervoltage lockout monitors.

The Si823x input side enters UVLO when VDDI  $\leq$  VDDI<sub>UV-</sub>, and exits UVLO when VDDI > VDDI<sub>UV+</sub>. The driver outputs, VOA and VOB, remain low when the input side of the Si823x is in UVLO and their respective VDD supply (VDDA, VDDB) is within tolerance. Each driver output can enter or exit UVLO independently. For example, VOA unconditionally enters UVLO when VDDA falls below VDDA<sub>UV-</sub> and exits UVLO when VDDA rises above VDDA<sub>UV+</sub>.




Figure 36. Device Behavior during Normal Operation and Shutdown



#### 3.7.3. Undervoltage Lockout (UVLO)

The UVLO circuit unconditionally drives VO low when VDD is below the lockout threshold. Referring to Figures 37 through 40, upon power up, the Si823x is maintained in UVLO until VDD rises above VDD<sub>UV+</sub>. During power down, the Si823x enters UVLO when VDD falls below the UVLO threshold plus hysteresis (i.e., VDD  $\leq$  VDD<sub>UV+</sub> – VDD<sub>HYS</sub>).




Figure 37. Si823x UVLO Response (5 V)




Figure 38. Si823x UVLO Response (8 V)




Figure 39. Si823x UVLO Response (10 V)




Figure 40. Si823x UVLO Response (12.5 V)



#### 3.7.4. Control Inputs

VIA, VIB, and PWM inputs are high-true, TTL level-compatible logic inputs. A logic high signal on VIA or VIB causes the corresponding output to go high. For PWM input versions (Si8231/4), VOA is high and VOB is low when the PWM input is high, and VOA is low and VOB is high when the PWM input is low.

#### 3.7.5. Disable Input

When brought high, the DISABLE input unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. Device operation terminates within tSD after DISABLE =  $V_{IL}$  and resumes within tRESTART after DISABLE =  $V_{IL}$ . The DISABLE input has no effect if VDDI is below its UVLO level (i.e., VOA, VOB remain low).


# 3.8. Programmable Dead Time and Overlap Protection

All high-side/low-side drivers (Si8230/1/3/4) include programmable overlap protection to prevent outputs VOA and VOB from being high at the same time. These devices also include programmable dead time, which adds a user-programmable delay between transitions of VOA and VOB. When enabled, dead time is present on all transitions, even after overlap recovery. The amount of dead time delay (DT) is programmed by a single resistor (RDT) connected from the DT input to ground per Equation 5. Note that the dead time pin can be tied to VDDI or left floating to provide a nominal dead time at approximately 400 ps.

DT  $\approx$  10  $\times$  RDT where: DT= dead time (ns) and RDT= dead time programming resistor (k $\Omega$ )

#### Equation 5.

The device driving VIA and VIB should provide a minimum dead time of TDD to avoid activating overlap protection. Input/output timing waveforms for the two-input drivers are shown in Figure 41, and dead time waveforms are shown in Figure 42.



Ref	Description
Α	Normal operation: VIA high, VIB low.
В	Normal operation: VIB high, VIA low.
С	Contention: VIA = VIB = high.
D	Recovery from contention: VIA transitions low.
E	Normal operation: VIA = VIB = low.
F	Normal operation: VIA high, VIB low.
G	Contention: VIA = VIB = high.
Н	Recovery from contention: VIB transitions low.
I	Normal operation: VIB transitions high.

Figure 41. Input / Output Waveforms for High-Side / Low-Side Two-Input Drivers






Figure 42. Dead Time Waveforms for High-Side/Low-Side Two-Input Drivers



# 4. Applications

The following examples illustrate typical circuit configurations using the Si823x.

# 4.1. High-Side/Low-Side Driver

Figure 43A shows the Si8230/3 controlled using the VIA and VIB input signals, and Figure 43B shows the Si8231/4 controlled by a single PWM signal.




Figure 43. Si823x in Half-Bridge Application

For both cases, D1 and CB form a conventional bootstrap circuit that allows VOA to operate as a high-side driver for Q1, which has a maximum drain voltage of 1500 V. VOB is connected as a conventional low-side driver. Note that the input side of the Si823x requires VDD in the range of 4.5 to 5.5 V (2.7 to 5.5 V for Si8237/8), while the VDDA and VDDB output side supplies must be between 6.5 and 24 V with respect to their respective grounds. The boot-strap start up time will depend on the CB cap chosen. VDD2 is usually the same as VDDB. Also note that the bypass capacitors on the Si823x should be located as close to the chip as possible. Moreover, it is recommended that 0.1 and 10 µF bypass capacitors be used to reduce high frequency noise and maximize performance.



#### 4.2. Dual Driver

Figure 44 shows the Si823x configured as a dual driver. Note that the drain voltages of Q1 and Q2 can be referenced to a common ground or to different grounds with as much as 1500 V dc between them.




Figure 44. Si8232/5/7/8 in a Dual Driver Application

Because each output driver resides on its own die, the relative voltage polarities of VOA and VOB can reverse without damaging the driver. That is, the voltage at VOA can be higher or lower than that of VOB by VDD without damaging the driver. Therefore, a dual driver in a low-side high side/low side drive application can use either VOA or VOB as the high side driver. Similarly, a dual driver can operate as a dual low-side or dual high-side driver and is unaffected by static or dynamic voltage polarity changes.

# 4.3. Dual Driver with Thermally Enhanced Package (Si8236)

The thermal pad of the Si8236 must be connected to a heat spreader to lower thermal resistance. Generally, the larger the thermal shield's area, the lower the thermal resistance. It is recommended that thermal vias also be used to add mass to the shield. Vias generally have much more mass than the shield alone and consume less space, thus reducing thermal resistance more effectively. While the heat spreader is not generally a circuit ground, it is a good reference plane for the Si8236 and is also useful as a shield layer for EMI reduction.

With a 10mm<sup>2</sup> thermal plane on the outer layers (including 20 thermal vias), the thermal impedance of the Si8236 was measured at 50 °C/W. This is a significant improvement over the Si8235 which does not include a thermal pad. The Si8235's thermal resistance was measured at 105 °C /W. In addition, note that the GNDA and GNDB pins for the Si8236 are connected together through the thermal pad.



# 5. Pin Descriptions




Table 11. Si8230/3 Two-Input HS/LS Isolated Driver (SOIC-16)

Pin	Name	Description		
1	VIA	Non-inverting logic input terminal for Driver A.		
2	VIB	Non-inverting logic input terminal for Driver B.		
3	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.		
4	GNDI	Input-side ground terminal.		
5	DISABLE	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.		
6	DT	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB. Defaults to 400 ps dead time when connected to VDDI or left open (see "3.8. Programmable Dead Time and Overlap Protection" on page 28).		
7	NC	No connection.		
8	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.		
9	GNDB	Ground terminal for Driver B.		
10	VOB	Driver B output (low-side driver).		
11	VDDB	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.		
12	NC	No connection.		
13	NC	No connection.		
14	GNDA	Ground terminal for Driver A.		
15	VOA	Driver A output (high-side driver).		
16	VDDA	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.		






Table 12. Si8231/4 PWM Input HS/LS Isolated Driver (SOIC-16)

Pin	Name	Description		
1	PWM	PWM input.		
2	NC	No connection.		
3	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.		
4	GNDI	Input-side ground terminal.		
5	DISABLE	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.		
6	DT	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB. Defaults to 400 ps dead time when connected to VDDI or left open (see "3.8. Programmable Dead Time and Overlap Protection" on page 28).		
7	NC	No connection.		
8	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.		
9	GNDB	Ground terminal for Driver B.		
10	VOB	Driver B output (low-side driver).		
11	VDDB	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.		
12	NC	No connection.		
13	NC	No connection.		
14	GNDA	Ground terminal for Driver A.		
15	VOA	Driver A output (high-side driver).		
16	VDDA	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.		







Table 13. Si8232/5/7/8 Dual Isolated Driver (SOIC-16)

Pin	Name	Description		
1	VIA	Non-inverting logic input terminal for Driver A.		
2	VIB	Non-inverting logic input terminal for Driver B.		
3	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V, (2.7 to 5.5 V for Si8237/8).		
4	GNDI	Input-side ground terminal.		
5	DISABLE	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.		
6	NC	No connection.		
7	NC	No connection.		
8	VDDI	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V, (2.7 to 5.5 V for Si8237/8).		
9	GNDB	Ground terminal for Driver B.		
10	VOB	Driver B output.		
11	VDDB	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.		
12	NC	No connection.		
13	NC	No connection.		
14	GNDA	Ground terminal for Driver A.		
15	VOA	Driver A output.		
16	VDDA	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.		








Table 14. Si8233 Two-Input HS/LS Isolated Driver (14 LD LGA)

Pin	Name	Description
GNDI	1	Input-side ground terminal.
VIA	2	Non-inverting logic input terminal for Driver A.
VIB	3	Non-inverting logic input terminal for Driver B.
VDDI	4	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
DISABLE	5	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
DT	6	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB. Defaults to 400 ps dead time when connected to VDDI or left open (see"3.8. Programmable Dead Time and Overlap Protection" on page 28).
VDDI	7	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
GNDB	8	Ground terminal for Driver B.
VOB	9	Driver B output (low-side driver).
VDDB	10	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
NC	11	No connection.
GNDA	12	Ground terminal for Driver A.
VOA	13	Driver A output (high-side driver).
VDDA	14	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.



LGA-14 (5 x 5 mm)





Table 15. Si8234 PWM Input HS/LS Isolated Driver (14 LD LGA)

Pin	Name	Description
GNDI	1	Input-side ground terminal.
PWM	2	PWM input.
NC	3	No connection.
VDDI	4	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
DISABLE	5	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
DT	6	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB. Defaults to 400 ps dead time when connected to VDDI or left open (see "3.8. Programmable Dead Time and Overlap Protection" on page 28).
VDDI	7	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
GNDB	8	Ground terminal for Driver B.
VOB	9	Driver B output (low-side driver).
VDDB	10	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
NC	11	No connection.
GNDA	12	Ground terminal for Driver A.
VOA	13	Driver A output (high-side driver).
VDDA	14	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.








Table 16. Si8235 Dual Isolated Driver (14 LD LGA)

Pin	Name	Description
GNDI	1	Input-side ground terminal.
VIA	2	Non-inverting logic input terminal for Driver A.
VIB	3	Non-inverting logic input terminal for Driver B.
VDDI	4	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
DISABLE	5	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
NC	6	No connection.
VDDI	7	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
GNDB	8	Ground terminal for Driver B.
VOB	9	Driver B output (low-side driver).
VDDB	10	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
NC	11	No connection.
GNDA	12	Ground terminal for Driver A.
VOA	13	Driver A output (high-side driver).
VDDA	14	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.



LGA-14 (5 x 5 mm)




Table 17. Si8236 Dual Isolated Driver (14 LD LGA)

Pin	Name	Description
GNDI	1	Input-side ground terminal.
VIA	2	Non-inverting logic input terminal for Driver A.
VIB	3	Non-inverting logic input terminal for Driver B.
VDDI	4	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
DISABLE	5	Device Disable. When high, this input unconditionally drives outputs VOA, VOB LOW. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
NC	6	No connection.
VDDI	7	Input-side power supply terminal; connect to a source of 4.5 to 5.5 V.
GNDB	8	Ground terminal for Driver B. GNDA and GNDB pins for the Si8236 are connected together through the thermal pad.
VOB	9	Driver B output (low-side driver).
VDDB	10	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
NC	11	No connection.
GNDA	12	Ground terminal for Driver A.GNDA and GNDB pins for the Si8236 are connected together through the thermal pad.
VOA	13	Driver A output (high-side driver).
VDDA	14	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.



# 6. Ordering Guide

Table 18. Ordering Part Numbers 1,2,3

Ordering Part Number (OPN)	Inputs	Configuration	Peak Current	UVLO Voltage	Isolation Rating	Temperature Range	Package Type	Legacy Ordering Part Number (OPN) 2.5 kV Only							
Wide Body (WB)	Package C	ptions													
Si8230BB-B-IS	VIA, VIB	High Side/ Low Side						Si8230-A-IS							
Si8231BB-B-IS	PWM	High Side/ Low Side	0.5 A	8 V				Si8231-A-IS							
Si8232BB-B-IS	VIA,VIB	Dual Driver			2.5 kVrms	–40 to +125 °C	SOIC-16 Wide Body	Si8232-A-IS							
Si8234CB-C-IS	PWM	High Side/ Low Side	4.0 A	10 V				N/A							
Si8233BB-C-IS	VIA,VIB	High Side/ Low Side		4.0 A	4.0 A	4.0 A	4.0 A	4.0 A	4.0 A	4.0 A	8 V				Si8233-B-IS
Si8234BB-C-IS	PWM	High Side/ Low Side													Si8234-B-IS
Si8235BB-C-IS	VIA,VIB	Dual Driver						Si8235-B-IS							
Si8230AB-B-IS	VIA, VIB	High Side/						N/A							
Si8231AB-B-IS	PWM	Low Side	0.5 A	5 V				N/A							
Si8232AB-B-IS	VIA,VIB	Dual Driver			2.5 kVrms	-40 to +125 °C	SOIC-16 Wide	N/A							
Si8233AB-C-IS	VIA,VIB	High Side/			2.5 KVIINS	-40 (0 +125 °C	Body	N/A							
Si8234AB-C-IS	PWM	Low Side	4.0 A	5 V				N/A							
Si8235AB-C-IS	VIA,VIB	Dual Driver						N/A							

- 1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

  2. All devices >1 kV<sub>RMS</sub> are AEC-Q100 qualified.

  3. "Si" and "SI" are used interchangeably.



Table 18. Ordering Part Numbers 1,2,3 (Continued)

Ordering Part Number (OPN)	Inputs	Configuration	Peak Current	UVLO Voltage	Isolation Rating	Temperature Range	Package Type	Legacy Ordering Part Number (OPN) 2.5 kV Only							
Narrow Body (NB	) Package	Options			l			<u> </u>							
Si8230BB-B-IS1	VIA,VIB	High Side/ Low Side													
Si8231BB-B-IS1	PWM	High Side/ Low Side	0.5 A	8 V											
Si8232BB-B-IS1	VIA,VIB	Dual Driver					2.5 kVrms		SOIC-16						
Si8233BB-C-IS1	VIA,VIB	High Side/ Low Side	4.0 A		2.5 KVIIIIS	-40 to +125 °C	Narrow Body	N/A							
Si8234BB-C-IS1	PWM	High Side/ Low Side		4.0 A	4.0 A	4.0 A	4.0 A	4.0 A	4.0 A	4.0 A	4.0 A	8 V			
Si8235BB-C-IS1	VIA,VIB	Dual Driver													
Si8235BA-C-IS1	VIA,VIB	Dual Driver			1.0 kVrms										
Si8230AB-B-IS1	VIA,VIB	High Side/						N/A							
Si8231AB-B-IS1	PWM	Low Side	0.5 A	5 V				N/A							
Si8232AB-B-IS1	VIA,VIB	Dual Driver			2.5 kVrms	-40 to +125 °C	SOIC-16 Narrow	N/A							
Si8233AB-C-IS1	VIA,VIB	VIA,VIB High Side/			2.5 KVIINS	-40 10 +125 °C	Body	N/A							
Si8234AB-C-IS1	PWM	Low Side	4.0 A	5 V				N/A							
Si8235AB-C-IS1	VIA,VIB	Dual Driver						N/A							

- 1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

  2. All devices >1 kV<sub>RMS</sub> are AEC-Q100 qualified.

  3. "Si" and "SI" are used interchangeably.



Table 18. Ordering Part Numbers 1,2,3 (Continued)

Ordering Part Number (OPN)	Inputs	Configuration	Peak Current	UVLO Voltage	Isolation Rating	Temperature Range	Package Type	Legacy Ordering Part Number (OPN) 2.5 kV Only
LGA Package Op	tions							<u> </u>
Si8233CB-C-IM				10 V				N/A
Si8233BB-C-IM	VIA,VIB			8 V				Si8233-B-IM
Si8233AB-C-IM	=	High Side/ Low Side		5 V				N/A
Si8234BB-C-IM	DVVVV			8 V	2.5 kVrms		LGA-14 5x5 mm	Si8234-B-IM
Si8234AB-C-IM	PWM			5 V			<i></i>	N/A
Si8235BB-C-IM			4.0 A	8 V		-40 to +125 °C		Si8235-B-IM
Si8235AB-C-IM				5 V				N/A
Si8236BA-C-IM	VIA,VIB	Dual Driver		8 V			LGA-14 5x5 mm with Thermal Pad	Si8236-B-IM
Si8236AA-C-IM	,			5 V	1.0 kVrms			N/A
5 kV Ordering Op	tions							
Si8230BD-B-IS	VIA, VIB	High Side/ Low Side		5 A				
Si8231BD-B-IS	PWM	High Side/ Low Side	0.5 A					
Si8232BD-B-IS	VIA, VIB	Dual Driver		8 V	5.0 kVrms	-40 to +125 °C	SOIC-16 Wide	N/A
Si8233BD-C-IS	VIA, VIB	High Side/ Low Side		O V	5.0 KVIIIIS	-40 to +125 C	Body	IN/A
Si8234BD-C-IS	PWM	High Side/ Low Side	4.0 A					
Si8235BD-C-IS	VIA, VIB	Dual Driver						
Si8230AD-B-IS	VIA, VIB	High Side/						N/A
Si8231AD-B-IS	PWM	Low Side	0.5 A	5 V				N/A
Si8232AD-B-IS	VIA, VIB	Dual Driver			E 0 k)///	40 to : 105 °C	SOIC-16	N/A
Si8233AD-C-IS	VIA, VIB	High Side/			5.0 kVrms	−40 to +125 °C	Wide Body	N/A
Si8234AD-C-IS	PWM	Low Side	4.0 A	5 V				N/A
Si8235AD-C-IS	VIA, VIB	Dual Driver	1					N/A

- All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.
   All devices >1 kV<sub>RMS</sub> are AEC-Q100 qualified.
   "Si" and "SI" are used interchangeably.



Table 18. Ordering Part Numbers 1,2,3 (Continued)

Ordering Part Number (OPN)	Inputs	Configuration	Peak Current	UVLO Voltage	Isolation Rating	Temperature Range	Package Type	Legacy Ordering Part Number (OPN) 2.5 kV Only
3 V VDDI Ordering	g Options							
Si8237AB-B-IS1	VIA, VIB	Dual Driver	0.5 A	5 V				
Si8237BB-B-IS1	VIA, VIB	Dual Driver		8 V	2.5 kVrms	40 to +125 °C	SOIC-16 Narrow Body	
Si8238AB-C-IS1	VIA, VIB	Dual Driver		5 V				
Si8238BB-C-IS1	VIA, VIB	Dual Driver	4.0 A	8 V				N/A
Si8237AD-B-IS	VIA, VIB	Dual Driver	0.5 A	5 V		40 t0 +125 C		IN/A
Si8237BD-B-IS	VIA, VIB	Dual Driver	0.5 A	8 V	5.0 kVrms		SOIC-16	
Si8238AD-C-IS	VIA, VIB	Dual Driver	4.0 A	5 V	J.U KVIIIIS		Wide Body	
Si8238BD-C-IS	VIA, VIB	Dual Driver	4.0 A	8 V			_	

- 1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

  2. All devices >1 kV<sub>RMS</sub> are AEC-Q100 qualified.

  3. "Si" and "SI" are used interchangeably.



# 7. Package Outline: 16-Pin Wide Body SOIC

Figure 45 illustrates the package details for the Si823x in a 16-Pin Wide Body SOIC. Table 19 lists the values for the dimensions shown in the illustration.




Figure 45. 16-Pin Wide Body SOIC



**Table 19. Package Diagram Dimensions** 

Dimension	Min	Max
Α	_	2.65
A1	0.10	0.30
A2	2.05	_
b	0.31	0.51
С	0.20	0.33
D	10.30	BSC
E	10.30	BSC
E1	7.50	BSC
е	1.27	BSC
L	0.40	1.27
h	0.25	0.75
θ	0°	8°
aaa	_	0.10
bbb	_	0.33
ccc	_	0.10
ddd	_	0.25
eee	_	0.10
fff	_	0.20

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Outline MS-013, Variation AA.
- **4.** Recommended reflow profile per JEDEC J-STD-020 specification for small body, lead-free components.



### 8. Land Pattern: 16-Pin Wide Body SOIC

Figure 46 illustrates the recommended land pattern details for the Si823x in a 16-pin wide-body SOIC. Table 20 lists the values for the dimensions shown in the illustration.




Figure 46. 16-Pin SOIC Land Pattern

Table 20. 16-Pin Wide Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	9.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.90

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.



### 9. Package Outline: 16-Pin Narrow Body SOIC

Figure 47 illustrates the package details for the Si823x in a 16-pin narrow-body SOIC (SO-16). Table 21 lists the values for the dimensions shown in the illustration.




Figure 47. 16-pin Small Outline Integrated Circuit (SOIC) Package

**Table 21. Package Diagram Dimensions** 

Dimension	Min	Max		
Α	_	1.75		
A1	0.10	0.25		
A2	1.25	_		
b	0.31	0.51		
С	0.17	0.25		
D	9.90	BSC		
E	6.00 BSC			
E1	3.90 BSC			
е	1.27	BSC		

Dimension	Min	Max
L	0.40	1.27
L2	0.25	BSC
h	0.25	0.50
θ	0°	8°
aaa	0.	10
bbb	0.2	20
ccc	0.	10
ddd	0.3	25

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
- Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 10. Land Pattern: 16-Pin Narrow Body SOIC

Figure 48 illustrates the recommended land pattern details for the Si823x in a 16-pin narrow-body SOIC. Table 22 lists the values for the dimensions shown in the illustration.




Figure 48. 16-Pin Narrow Body SOIC PCB Land Pattern

**Table 22. 16-Pin Narrow Body SOIC Land Pattern Dimensions** 

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55

#### Notes:

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.



### 11. Package Outline: 14 LD LGA (5 x 5 mm)

Figure 49 illustrates the package details for the Si823x in an LGA outline. Table 23 lists the values for the dimensions shown in the illustration.




Figure 49. Si823x LGA Outline

**Table 23. Package Diagram Dimensions** 

Dimension	MIN	NOM	MAX	
A	0.74	0.84	0.94	
b	0.25	0.30	0.35	
D		5.00 BSC		
D1		4.15 BSC		
е		0.65 BSC		
E		5.00 BSC		
E1	3.90 BSC			
L	0.70	0.75	0.80	
L1	0.05	0.10	0.15	
aaa	_	_	0.10	
bbb	_	_	0.10	
ccc				
ddd	_	_	0.15	
eee	_	_	0.08	

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

### 12. Land Pattern: 14 LD LGA

Figure 50 illustrates the recommended land pattern details for the Si823x in a 14-pin LGA. Table 24 lists the values for the dimensions shown in the illustration.




Figure 50. 14-Pin LGA Land Pattern

Table 24. 14-Pin LGA Land Pattern Dimensions

Dimension	(mm)
C1	4.20
E	0.65
X1	0.80
Y1	0.40

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Solder Mask Design

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad.

#### Stencil Design

- **5.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- **6.** The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1.

#### **Card Assembly**

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



## 13. Package Outline: 14 LD LGA with Thermal Pad (5 x 5 mm)

Figure 51 illustrates the package details for the Si8236 ISOdriver in an LGA outline. Table 25 lists the values for the dimensions shown in the illustration.




Figure 51. Si823x LGA Outline with Thermal Pad

Table 25.	Package	Diagram	<b>Dimensions</b>

Dimension	MIN	NOM	MAX
А	0.74	0.84	0.94
b	0.25	0.30	0.35
D	5.00 BSC		
D1	4.15 BSC		
е	0.65 BSC		
E	5.00 BSC		
E1	3.90 BSC		
L	0.70	0.75	0.80
L1	0.05	0.10	0.15
P1	1.40	1.45	1.50
P2	4.15	4.20	4.25
aaa	_	_	0.10
bbb	_	_	0.10
ccc	_	_	0.08
ddd	_	_	0.15
eee	_		0.08

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

### 14. Land Pattern: 14 LD LGA with Thermal Pad

Figure 52 illustrates the recommended land pattern details for the Si8236 in a 14-pin LGA with thermal pad. Table 26 lists the values for the dimensions shown in the illustration.




Figure 52. 14-Pin LGA with Thermal Pad Land Pattern

Table 26. 14-Pin LGA with Thermal Pad Land Pattern Dimensions

Dimension	(mm)
C1	4.20
C2	1.50
D2	4.25
E	0.65
X1	0.80
Y1	0.40

#### Notes:

#### General:

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Solder Mask Design:

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad.

#### Stencil Design:

- **5.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125 mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1.


#### Card Assembly:

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 15. Top Markings

### 15.1. Si823x Top Marking (16-Pin Wide Body SOIC)




### 15.2. Top Marking Explanation (16-Pin Wide Body SOIC)

Line 1 Marking:	Base Part Number Ordering Options See Ordering Guide for more information.	Si823 = ISOdriver product series Y = Peak output current ■ 0, 1, 2, 7 = 0.5 A ■ 3, 4, 5, 8 = 4.0 A U = UVLO level ■ A = 5 V; B = 8 V; C = 10 V; D = 12.5 V V = Isolation rating ■ B = 2.5 kV; C = 3.75 kV; D = 5.0 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.
Line 3 Marking:	Circle = 1.5 mm Diameter (Center Justified)	"e4" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW = Taiwan



### 15.3. Si823x Top Marking (16-Pin Narrow Body SOIC)



# 15.4. Top Marking Explanation (16-Pin Narrow Body SOIC)

Line 1 Marking:	Base Part Number Ordering Options See Ordering Guide for more information.	Si823 = ISOdriver product series Y = Peak output current ■ 0, 1, 2, 7 = 0.5 A ■ 3, 4, 5, 8 = 4.0 A U = UVLO level ■ A = 5 V; B = 8 V; C = 10 V; D = 12.5 V V = Isolation rating ■ B = 2.5 kV; C = 3.75 kV; D = 5.0 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.



### 15.5. Si823x Top Marking (14 LD LGA)



# 15.6. Top Marking Explanation (14 LD LGA)

Line 1 Marking:	Base Part Number Ordering Options See Ordering Guide for more information.	Si823 = ISOdriver product series Y = Peak output current  0, 1, 2 = 0.5 A  3, 4, 5, 6 = 4.0 A
Line 2 Marking:	Ordering options	U = UVLO level ■ A = 5 V; B = 8 V; C = 10 V; D = 12.5 V V = Isolation rating ■ A = 1.0 kV; B = 2.5 kV; C = 3.75 kV; D = 5.0 kV I = -40 to +125 °C ambient temperature range M = LGA package type
Line 3 Marking:	TTTTTT	Manufacturing Code from Assembly
Line 4 Marking:	Circle = 1.5 mm diameter	Pin 1 identifier
	YYWW	Manufacturing date code



### **DOCUMENT CHANGE LIST**

#### Revision 0.11 to Revision 0.2

- Updated all specs to reflect latest silicon revision.
- Updated Table 1 on page 6 to include new UVLO options.
- Updated Table 8 on page 14 to reflect new maximum package isolation ratings
- Added Figures 34, 35, and 36.
- Updated Ordering Guide to reflect new package offerings.
- Added "3.7.3. Undervoltage Lockout (UVLO)" on page 27 to describe UVLO operation.

#### Revision 0.2 to Revision 0.3

- Moved Sections 2, 3, and 4 to after Section 5.
- Updated Tables 14, 15, and 17.
  - Removed Si8230, Si8231, and Si8232 from pinout and from title.
- Updated and added Ordering Guide footnotes.
- Updated UVLO specifications in Table 1 on page 6.
- Added PWD and Output Supply Active Current specifications in Table 1.
- Updated and added typical operating condition graphs in "3.1. Typical Operating Characteristics (0.5 Amp)" on page 17 and "3.2. Typical Operating Characteristics (4.0 Amp)" on page 19.

#### Revision 0.3 to Revision 1.0

- Updated Tables 2, 3, 4, and 5.
- Updated "6. Ordering Guide".
  - Added 5 V UVLO ordering options
- Added Device Marking sections.

#### Revision 1.0 to Revision 1.1

- Updated "Features" on page 1.
  - Updated CMTI specification.
- Updated Table 1 on page 6.
  - Updated CMTI specification.
- Updated Table 5, "IEC 60747-5-5 Insulation Characteristics\*," on page 13.
- Updated "4.2. Dual Driver" on page 31.
- Updated "6. Ordering Guide" on page 39.
- Replaced pin descriptions on page 1 with chip graphics.

#### Revision 1.1 to Revision 1.2

- Updated "6. Ordering Guide" on page 39.
  - Updated moisture sensitivity level (MSL) for all package types.

- Updated Table 8 on page 14.
  - Added junction temperature spec.
- Updated Table 2 on page 11 with new notes.
- Added Table 17 and pinout.
- Updated Figures 19, 20, 21, and 22 to reflect correct y-axis scaling.
- Updated Figure 44 on page 31.
- Updated "4.3. Dual Driver with Thermally Enhanced Package (Si8236)" on page 31.
- Updated "7. Package Outline: 16-Pin Wide Body SOIC" on page 43.
- Updated Table 19, "Package Diagram Dimensions," on page 44.
- Change references to 1.5 kV<sub>RMS</sub> rated devices to 1.0 kV<sub>RMS</sub> throughout.
- Updated "3.5. Power Dissipation Considerations" on page 23.

### **Revision 1.2 to Revision 1.3**

- Added Si8237/8 throughout.
- Updated Table 1 on page 6.
- Updated Figure 4 on page 9.
- UpdatedFigure 5 on page 9.
- Added Figure 6 on page 10.
- Updated Table 10 on page 21.
  - Created Notes 1 and 2.
- Updated "3.8. Programmable Dead Time and Overlap Protection" on page 28.
  - Removed references to Figures 26A and 26B.
- Updated Table 18 on page 39.
  - Added Si8235-BA-C-IS1 ordering part number.
  - Added table note.

#### Revision 1.3 to Revision 1.4

- Updated "6. Ordering Guide" on page 39.
  - Updated "3 V VDDI Ordering Options".

#### Revision 1.4 to Revision 1.5

- Updated Table 1, input and output supply current.
- Added references to AEC-Q100 qualified throughout.
- Changed all 60747-5-2 references to 60747-5-5.
- Added references to CQC throughout.
- Updated pin descriptions throughout.
  - Corrected dead time default to 400 ps from 1 ns.
- Updated Table 18, Ordering Part Numbers.
  - Removed moisture sensitivity level table notes.



### Si823x

### **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

#### Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

