


Datasheet

Description

United Silicon Carbide's cascode products co-package its highperformance G3 SiC JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits ultra-low gate charge, but also the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads when used with recommended RCsnubbers, and any application requiring standard gate drive.



Part Number	Package	Marking			
UF3C065040K3S	TO-247-3L	UF3C065040K3S			

Typical Applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating

Features

- Typical on-resistance R_{DS(on),typ} of 42mΩ
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		650	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹	1	T _C =25°C	54	А
Continuous drain current	ID	T _C =100°C	40	А
Pulsed drain current ²	I _{DM}	T _C =25°C	125	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =3.19A	76	mJ
Power dissipation	P _{tot}	T _C =25°C	326	w
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

- 1 Limited by T_{J,max}
- 2 Pulse width t_p limited by T_{J,max}
- 3 Starting $T_J = 25^{\circ}C$



Datasheet

Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Tost Conditions	Value			Units
Falallietei	Symbol	Test conditions	Min	Тур	Max 150 ± 20 52 6	Offics
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	650			V
Total drain leakage current		V _{DS} =650V, V _{GS} =0V, T _J =25°C		0.7	150	
	I _{DSS}	$ \begin{array}{ c c c c c c } \hline \mbox{Test Conditions} & \mbox{Min} & \mbox{Typ} & \mbox{Max} \\ \hline \mbox{V}_{GS}=0V, \ I_D=1mA & 650 & & & & \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	μΑ			
Total gate leakage current	I _{GSS}			6	±20	μΑ
Drain-source on-resistance	R _{DS(on)}			42	52	- mΩ
Drain-source on-resistance				78		
Gate threshold voltage	V _{G(th)}	V _{DS} =5V, I _D =10mA	4	5	6	V
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
Faranieter	Symbol	Test Conditions	Min	Тур	Max	Units
Diode continuous forward current ¹	۱ _s	T _C =25°C			54	А
Diode pulse current ²	I _{S,pulse}	T _C =25°C			125	А
	V _{FSD}	V _{GS} =0V, I _F =20A, T _J =25°C		1.5	1.75	V
Forward voltage		V _{GS} =0V, I _F =20A, T _J =175°C		1.8		
Reverse recovery charge	Q _{rr}	V _R =400V, I _F =40A, V _{GS} =-5V, R _{G_EXT} =20Ω		138		nC
Reverse recovery time	t _{rr}	di/dt=1100A/µs, T _j =25°C		38		ns
Reverse recovery charge	Q _{rr}	V _R =400V, I _F =40A, V _{GS} =-5V, R _{G_EXT} =20Ω		137		nC
Reverse recovery time	t _{rr}	di/dt=1100A/µs, T _J =150°C		38		ns



Datasheet

Typical Performance - Dynamic

Parameter	aumhal	Test Conditions	Value			Unite
Parameter	symbol	Test Conditions	Min	Тур	Max	Units
Input capacitance	C _{iss}	s V _{GS} =0V,		1500		
Output capacitance	C _{oss}		200		pF	
Reverse transfer capacitance	C _{rss}	f=100kHz		2.2		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 400V, V _{GS} =0V		146		pF
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 400V, V _{GS} =0V		325		pF
C _{oss} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		11.7		μ
Total gate charge	Q _G	N/ 400X/ L 404		51		
Gate-drain charge	Q _{GD}	V_{DS} =400V, I_{D} =40A, V_{GS} =-5V to 15V		11		nC
Gate-source charge	Q _{GS}	V _{GS} =-5V (0 15V		19		1
Turn-on delay time	t _{d(on)}	V _{DS} =400V, I _D =40A, Gate		35		-
Rise time	t _r	Driver=-5V to +15V,		24		
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}$ =1.8 Ω ,57Turn-off $R_{G,EXT}$ =22 Ω 14	57		– ns	
Fall time	t _f			14		1
Turn-on energy including R _s energy ⁴	E _{ON}	Inductive Load, FWD: same device with		500		
Turn-off energy including R _s energy ⁴	E _{OFF}	$V_{GS} = -5V$ and $R_G = 22\Omega$		118		
Total switching energy including R _s energy ⁴	E _{TOTAL}	RC snubber: $R_s=5\Omega$ and $C_s=150pF$		618		μ
Snubber R _s energy during turn-on	E _{RS_ON}			1.7		
Snubber R _s energy during turn-off	E _{RS_OFF}	T _J =25°C		4.5		1
Turn-on delay time	t _{d(on)}	V _{DS} =400V, I _D =40A, Gate		35		
Rise time	t _r	Driver=-5V to +15V,		22		
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}$ =1.8 Ω ,		60		ns
Fall time	t _f	Turn-off $R_{G,EXT}$ =22 Ω		13		1
Turn-on energy including R _s energy ⁴	E _{ON}	Inductive Load, FWD: same device with		479		
Turn-off energy including RS energy ⁴	E _{OFF}	$V_{GS} = -5V$ and $R_G = 22\Omega$		124		
Total switching energy including RS energy ⁴	E _{TOTAL}	RC snubber: $R_s=5\Omega$		603		μ
Snubber R _s energy during turn-on	E _{RS_ON}	and C _s =150pF		1.8		
Snubber R _s energy during turn-off	E _{RS_OFF}	Т _ј =150°С		5.3		

4 The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.

Thermal Characteristics


Parameter	symbol	Test Conditions	Value			Units
ralameter			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.35	0.46	°C/W


3





Datasheet


Typical Performance Diagrams

















Figure 4 Normalized on-resistance vs. temperature at $V_{GS} = 12V$ and $I_D = 40A$










Figure 5 Typical drain-source on-resistance at V_{GS} = 12V















Figure 8 Typical gate charge at V_{DS} = 400V and I_D = 40A



Datasheet











0


-20






















Figure 14 DC drain current derating




Figure 15 Total power dissipation





Figure 16 Maximum transient thermal impedance










Figure 18 Reverse recovery charge Qrr vs. junction temperture




Figure 19 Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at $T_J = 25^{\circ}C$, turn-on $R_{G_{EXT}} = 1.8\Omega$ and turn-off $R_{G_{EXT}} = 22\Omega$



Datasheet




Figure 20 Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor $R_{G_{EXT}}$.




Figure 21 Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor $R_{G_{EXT}}$.

9








Figure 22 Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at $I_D = 40A$







Datasheet




Figure 24 Inductive load switching test circuit An RC snubber ($R_s = 5\Omega$, $C_s = 150$ pF) is required to improve the turn-off waveforms.

Applications Information

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance (R_{DS(on)}), output capacitance (Coss), gate charge (Qg), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the cascode is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on cascode operation, see www.unitedsic.com.

Disclaimer

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.