# 8-Input Multiplexer with 3-State Outputs

The TTL/MSI SN74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- Schottky Process for High Speed
- Multifunction Capability
- On-Chip Select Logic Decoding
- Inverting and Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High Speed Termination Effects

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	25	70	°C
I <sub>OH</sub>	Output Current - High			-2.6	mA
I <sub>OL</sub>	Output Current – Low			24	mA



# ON Semiconductor™

http://onsemi.com

# LOW POWER SCHOTTKY



PLASTIC N SUFFIX CASE 648



SOIC D SUFFIX CASE 751B




SOEIAJ M SUFFIX CASE 966

# **ORDERING INFORMATION**

Device	Package	Shipping
SN74LS251N	16 Pin DIP	2000 Units/Box
SN74LS251D	SOIC-16	38 Units/Rail
SN74LS251DR2	SOIC-16	2500/Tape & Reel
SN74LS251M	SOEIAJ-16	See Note 1
SN74LS251MEL	SOEIAJ-16	See Note 1

 For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

# **CONNECTION DIAGRAM DIP (TOP VIEW)**




	_	LOADING	(Note a)
PIN NAMES		HIGH	LOW
S <sub>0</sub> - S <sub>2</sub>	Select Inputs	0.5 U.L.	0.25 U.L.
E <sub>0</sub>	Output Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
l <sub>0</sub> - l <sub>7</sub>	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z	Multiplexer Output	65 U.L.	15 U.L.
Z	Complementary Multiplexer Output	65 U.L.	15 U.L.

### NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

# LOGIC DIAGRAM



### **FUNCTIONAL DESCRIPTION**

The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>. Both assertion and negation outputs are provided. The Output Enable input  $(\overline{E}_{O})$  is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{split} Z = \overline{E}_O \cdot & [ I_O \cdot | \overline{\$}_O \cdot | \overline{\$}_1 \cdot | \overline{\$}_2 | \cdot | I_1 \cdot | \overline{\$}_O \cdot | \overline{\$}_1 \cdot | \overline{\$}_2 + I_2 \cdot | \overline{\$}_O \cdot | \overline{\$}_1 \cdot \\ & \overline{\$}_2 + I_3 \cdot | \overline{\$}_O \cdot | \overline{\$}_1 | \overline{\$}_2 + I_4 \cdot | \overline{\$}_O \cdot | \overline{\$}_1 \cdot | \overline{\$}_2 + I_5 \cdot | \overline{\$}_O \cdot \\ & \overline{\$}_1 \cdot | \overline{\$}_2 + I_6 \cdot | \overline{\$}_O \cdot | \overline{\$}_1 \cdot | \overline{\$}_2 + I_7 \cdot | \overline{\$}_O \cdot | \overline{\$}_1 \cdot | \overline{\$}_2 ). \end{split}$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltage.

### **TRUTH TABLE**

Ē₀	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	I <sub>0</sub>	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	I <sub>4</sub>	l <sub>5</sub>	I <sub>6</sub>	l <sub>7</sub>	Z	Z
Н	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	X	(Z)	(Z)
L	L	L	L	L	Χ	Χ	Χ	X	Χ	X	X	Н	L
L	L	L	L	Н	Χ	Χ	Х	X	X	X	Х	L	Н
L	L	L	Н	Х	L	Χ	X	X	X	Χ	X	Н	L
L	L	L	Н	Х	Н	Х	X	X	X	X	Χ	L	H
L	L	Н	L	Х	Χ	L	Χ	X	X	Χ	Χ	Н	L L
L	L	Н	L	Х	Χ	Н	X	X	X	Χ	X	L	Н
L	L	Н	Н	Х	Χ	X	L	X	Х	Х	X	Н	L
L	L	Н	Н	Х	X	X	Н	X	Χ	Х	X	1	Н
L	Н	L	L	Х	X	Х	X	L	X	X	X	H	L
L	Н	L	L	X	X	X	X	Н	X	X X	X X X	L	Н
L	Н	L	Н	X	X	X	Х	X	L	X		Н	L
L	Н	L	H	X	X X	X	Х	X	H	Х	Х	L	H
L	Н	Н	L	X	X	X	X	X	X		X	H	L
L	Н	H	L	X	X	X	X	X	X	Н	X	L	H
L	H	H	H	X X	X X	X X	X	X	X X	X X	H	H L	L H
		_		^		^	_^	^	^	^	П	L	П
 H = HIG L = LOW	H Volta	ge Leve le Level							.0				
X = Don								, ,					
V = DO!!	Care					\ ` .							
(Z) = Hig	h impe	dance (	Off)			1	O		<b>X</b>				
(Z) = Hig	h impe	dance (	Off)	<	56	7	0	4					
(Z) = Hig	h impe	dance (	Off)	5	56		\(\sigma\)						
(Z) = Hig	h impe	dance (	Off)	S					<b>X</b>				
(Z) = Hig	ih impe	dance (	Off)	S	OF P								
(Z) = Hig	ih impe	dance (	Off)	S	SE SE				<b>X</b>				
(Z) = Hig	h impe	dance (	Off)	S					<b>X</b>				
(Z) = Hig	t care	dance (	Off)	S	SK SK				× ·				
(Z) = Hig	t Care th impe	dance (	Off)	S	DE PROPERTY OF THE PROPERTY OF				× ·				
(Z) = Hig	t Care th impe	dance (	Off)	S	A				<b>X</b>				
(Z) = Hig	t Care jh impe	dance (	Off)	SA	DE SK				<b>X</b>				
(Z) = Hig	r Care jh impe	dance (	Off)	SA	A				<b>×</b>				
(Z) = Hig	r Care jh impe	dance (	Off)	SA	A				<b>×</b>				
(Z) = Hig	r Care	dance (	Off)	SA	SK				<b>×</b>				
(Z) = Hig	l Care	dance (	Off)	SPA	SK				<b>×</b>				
(Z) = Hig	l Care	dance (	Off)	SAS	A SK				K				

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test	t Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input All Inputs	t HIGH Voltage for
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs	
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	– 18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.4	3.1		V	$V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table	
	0 1 11000011		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 24 mA	$V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table
l <sub>ozh</sub>	Output Off Current HIGH			20	μΑ	V <sub>CC</sub> = MAX, V <sub>OU</sub>	<sub>T</sub> = 2.7 V
l <sub>OZL</sub>	Output Off Current LOW			-20	μΑ	V <sub>CC</sub> = MAX, V <sub>OU</sub>	T = 0.4 V
	Inn. d IIICI I Current			20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> =	= 2.7 V
lіН	Input HIGH Current			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> :	= 7.0 V
I <sub>IL</sub>	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.4 V
I <sub>OS</sub>	Short Circuit Current (Note 2)	-30		-130	mA	V <sub>CC</sub> = MAX	1
Icc	Dower Supply Current			10	mA	$V_{CC} = MAX, V_{E} =$	: 0 V
	Power Supply Current			12	mA	$V_{CC} = MAX, V_{E} =$	4.5 V

			Limits	3	19	71	
Symbol	Parameter	Min	Тур	Max	Unit	Test	Conditions
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Select to Z Output		20 21	33 33	ns	Figure 1	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Select to Z Output	0%	29 28	45 45	ns	Figure 2	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Data to Z Output	X PC	10 9.0	15 15	ns	Figure 1	C <sub>L</sub> = 15 pF,
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Data to Z Output		17 18	28 28	ns	Figures 2	$R_L = 2.0 \text{ k}\Omega$
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time to Z Output		17 24	27 40	ns	Figures 4, 5	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time to Z Output		30 26	45 40	ns	Figures 3, 5	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time to Z Output		37 15	55 25	ns	Figures 3, 5	C <sub>L</sub> = 5.0 pF,
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time to Z Output		30 15	45 25	ns	Figures 4, 5	$R_L = 667 \text{ k}\Omega$

# **3-STATE AC WAVEFORMS**




Figure 1.




Figure 2.






Figure 3.

0.5 V





<sup>\*</sup> Includes Jig and Probe Capacitance.


**SWITCH POSITIONS** 

V		AV JOR	
AC LOAD CIRCUIT	SEMICE.		
CELSON	SW SW	/ITCH POSITIO	NS
110 00, VC	SYMBOL	SW1	SW2
(2) 70 CX	t <sub>PZH</sub>	Open	Closed
7 7 1	t <sub>PZL</sub>	Closed	Open
	t <sub>PLZ</sub>	Closed	Closed

Figure 5.

### PACKAGE DIMENSIONS

# **N SUFFIX** PLASTIC PACKAGE CASE 648-08




### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

		INC	HES	MILLIMETERS				
	DIM	MIN	MAX	MIN	MAX			
	Α	0.740	0.770	18.80	19.55			
	В	0.250	0.270	6.35	6.85			
	Ç	0.145	0.175	3.69	4.44			
d	D	0.015	0.021	0.39	0.53			
	F	0.040	0.70	1.02	1.77			
4	G	0.100	BSC	2.54	BSC			
	Н	0.050	BSC	1.27	BSC			
	J	0.008	0.015	0.21	0.38			
	K	0.110	0.130	2.80	3.30			
	L	0.295	0.305	7.50	7.74			
	M	0°	10°	0 °	10 °			
	S	0.020	0.040	0.51	1.01			

### PACKAGE DIMENSIONS

## **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05



### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- Y14.5M, 1982.

  CONTROLLING DIMENSION: MILLIMETER.

  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.


  DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION. SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050	BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.010	


### PACKAGE DIMENSIONS

### **M SUFFIX**

SOEIAJ PACKAGE CASE 966-01 **ISSUE O** 









### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD 3. FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
  DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		2.05	-	0.081	
A <sub>1</sub>	0.05	0.20	0.002	0.008	
Б	0.35	0.50	0.014	0.020	
C	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
E .	5.10	5.45	0.201	0.215	
e	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10°	0°	10 °	
$Q_1$	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative