# PLL Frequency Synthesizer for Tuners in Radio/Cassette Players

# ON Semiconductor®

www.onsemi.com

#### Overview

The LC72131K and LC72131KMA are PLL frequency synthesizers for use in tuners in radio/cassette players.

They allow high-performance AM/FM tuners to be implemented easily.

#### **Features**


- High speed programmable dividers
  - FMIN: 10 to 160 MHz···· pulse swallower

(built-in divide-by-two prescaler)


• AMIN: 2 to 40 MHz ····· pulse swallower 0.5 to 10 MHz ···· direct division

- IF counter
- IFIN: 0.4 to 12 MHz ····· AM/FM IF counter
- Reference frequencies
  - Twelve selectable frequencies (4.5 or 7.2 MHz crystal)
  - 100, 50, 25, 15, 12.5, 6.25, 3.125, 10, 9, 5, 3, 1 kHz
- Phase comparator
  - Dead zone control
  - Unlock detection circuit
  - Deadlock clear circuit
  - Built-in MOS transistor for forming an active low-pass filter
- I/O ports
  - Dedicated output ports: 4
  - Input or output ports: 2
  - Support clock time base output
- Serial data I/O
  - Support CCB\* format communication with the system controller.
- Operating ranges
  - Supply voltage: 4.5 to 5.5 V
  - Operating temperature : -40 to +85°C
- Packages

• LC72131K : DIP22S (300mil) • LC72131KMA : MFP20J (300mil)



PDIP22 / DIP22S (300 mil) [LC72131K]



SOIC20W / MFP20J (300 mil) [LC72131KMA]

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 23 of this data sheet.

<sup>\*</sup> Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

#### **Specifications**

#### **Absolute Maximum Ratings** at Ta = 25°C, $V_{SS}$ = 0 V

Parameter	Symbol	Pins	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub> max	$V_{DD}$		-0.3 to +7.0	V
Maximum input voltage	V <sub>IN</sub> 1 max	CE, CL, DI, AIN		-0.3 to +7.0	V
	V <sub>IN</sub> 2 max	XIN, FMIN, AMIN, IFIN		-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IN</sub> 3 max	IO1, IO2		-0.3 to +15	V
Maximum output	V <sub>O</sub> 1 max	DO		-0.3 to +7.0	V
voltage	V <sub>O</sub> 2 max	XOUT, PD		-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>O</sub> 3 max	$\overline{BO1}$ to $\overline{BO4}$ , $\overline{IO1}$ , $\overline{IO2}$ ,		0.245.145	V
		AOUT		-0.3 to +15	V
Maximum output	I <sub>O</sub> 1 max	BO1		0 to 3.0	mA
current	I <sub>O</sub> 2 max	DO, AOUT		0 to 6.0	mA
	IO3 max	BO2 to BO4, IO1, IO2		0 to 10	mA
Allowable power dissipation	Pd max		Ta ≤ 85°C [LC72131K]	350	mW
			Ta ≤ 85°C [LC72131KMA]	180	mW
Operating temperature	Topr			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

Note 1: Power pins V<sub>DD</sub> and V<sub>SS</sub>: Insert a capacitor with a capacitance of 2,000pF or higher between these pins when using the IC.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### Allowable Operating Ranges at Ta = -40°C to +85°C, $V_{SS}$ = 0 V

Parameter	Symbol	Pins	Conditions		Ratings		unit
			Conditions	min	typ	max	Griic
Supply voltage	$V_{DD}$	$V_{DD}$		4.5		5.5	V
Input high-level voltage	V <sub>IH</sub> 1	CE, CL, DI		0.7V <sub>DD</sub>		6.5	V
	V <sub>IH</sub> 2	IO1, IO2		0.7V <sub>DD</sub>		13	V
Input low-level voltage	V <sub>IL</sub>	CE, CL, DI, $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$		0		0.3V <sub>DD</sub>	V
Output voltage	V <sub>O</sub> 1	DO		0		6.5	V
	V <sub>O</sub> 2	BO1 to BO4, IO1, IO2,		0		13	V
Input frequency	fIN1	XIN	V <sub>IN</sub> 1	1.0		8.0	MHz
	flN2	FMIN	V <sub>IN</sub> 2	10		160	MHz
	fIN3	AMIN	V <sub>IN</sub> 3	2.0		40	MHz
	fIN4	AMIN	V <sub>IN</sub> 4	0.5		10	MHz
	fIN5	IFIN	V <sub>IN</sub> 5	0.4		12	MHz
Supported crystals	X'tal	XIN, XOUT	Note 1	4.0		8.0	MHz
Input amplitude	V <sub>IN</sub> 1	XIN	fIN1	400		1500	mVrms
High-level clock pulse	V <sub>IN</sub> 2-1	FMIN	f = 10 to 130 MHz	40		1500	mVrms
width to H CL [Figure 1]	V <sub>IN</sub> 2-2	FMIN	f = 130 to 160 MHz	70		1500	mVrms
[Figure 2] 160 ns	V <sub>IN</sub> 3	AMIN	fIN3	40		1500	mVrms
Low-level clock pulse	V <sub>IN</sub> 4	AMIN	fIN4	40		1500	mVrms
width	V <sub>IN</sub> 5	IFIN	fIN5 (IFS=1)	40		1500	mVrms
	V <sub>IN</sub> 6	IFIN	fIN5 (IFS=0)	70		1500	mVrms
Data setup time	tSU	DI, CL	Note 2	0.75			μS
Data hold time	tHD	DI, CL	Note 2	0.75			μS
Clock low-level time	tCL	CL	Note 2	0.75			μS
Clock high-level time	tCH	CL	Note 2	0.75			μS
CE wait time	tEL	CE, CL	Note 2	0.75			μS
CE setup time	tES	CE, CL	Note 2	0.75			μS
CE hold time	tEH	CE, CL	Note 2	0.75			μS
Data latch change time	tLC		Note 2			0.75	μS
Data output time	tDC tDH	DO, CL DO, CE	Differs depending on the value of the pull-up resistor. Note 2			0.35	μS

Note 1: Recommended crystal oscillator CI values:

 $CI \le 120 \Omega$  (For a 4.5 MHz crystal)

 $CI \le 70 \Omega$  (For a 7.2 MHz crystal)

The characteristics of the oscillation circuit depends on the printed circuit board, circuit constants, and other factors. Therefore we recommend consulting with the anufacturer of the crystal for evaluation and reliability.

Note 2: Refer to "Serial Data Timing".


Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### **Electrical Characteristics** in the Allowable Operating Ranges


Parameter	Symbol	Pins	Conditions		Ratings		unit
	•		Conditions	min	typ	max	unit
Built-in feedback	Rf1	XIN			1.0		ΜΩ
resistance	Rf2	FMIN			500		kΩ
	Rf3	AMIN			500		kΩ
	Rf4	IFIN			250		kΩ
Built-in pull-down	Rpd1	FMIN			200		kΩ
resistor	Rpd2	AMIN			200		kΩ
Hysteresis	VHYS	CE, CL, DI, $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$			0.1V <sub>DD</sub>		V
Output high-level voltage	Vон	PD	I <sub>O</sub> = 1 mA	V <sub>DD</sub> -0.1			<b>V</b>
Output low-level	V <sub>OL</sub> 1	PD	I <sub>O</sub> = 1 mA			1.0	V
voltage	V <sub>OL</sub> 2	BO1	$I_{O} = 0.5 \text{ mA}$			0.5	V
			$I_O = 1 \text{ mA}$			1.0	V
	V <sub>OL</sub> 3	DO	I <sub>O</sub> = 1 mA			0.2	V
			I <sub>O</sub> = 5 mA			1.0	V
	V <sub>OL</sub> 4	BO2 to BO4, IO1, IO2	I <sub>O</sub> = 1 mA			0.2	V
		.,,	I <sub>O</sub> = 5 mA			1.0	V
			I <sub>O</sub> = 8 mA			1.6	V
	V <sub>OL</sub> 5	AOUT	I <sub>O</sub> = 1 mA			0.5	
			AIN = 1.3 V			0.5	>
Input high-level	I <sub>IH</sub> 1	CE, CL, DI	V <sub>I</sub> = 6.5 V			5.0	μΑ
current	I <sub>IH</sub> 2	ĪO1, ĪO2	V <sub>I</sub> = 13 V			5.0	μΑ
	I <sub>IH</sub> 3	XIN	$V_I = V_{DD}$	2.0		11	μΑ
	I <sub>IH</sub> 4	FMIN, AMIN	$V_I = V_{DD}$	4.0		22	<u>.</u> μA
	I <sub>IH</sub> 5	IFIN	$V_I = V_{DD}$	8.0		44	μ <b>A</b>
	I <sub>IH</sub> 6	AIN	V <sub>I</sub> = 6.5 V			200	nA
Input low-level current	I <sub>IL</sub> 1	CE, CL, DI	V <sub>I</sub> = 0 V			5.0	μΑ
	I <sub>IL</sub> 2	IO1, IO2	V <sub>I</sub> = 0 V			5.0	μΑ
	I <sub>IL</sub> 3	XIN	V <sub>I</sub> = 0 V	2.0		11	μΑ
	I <sub>IL</sub> 4	FMIN, AMIN	V <sub>I</sub> = 0 V	4.0		22	μΑ
	I <sub>IL</sub> 5	IFIN	V <sub>I</sub> = 0 V	8.0		44	μΑ
	I <sub>IL</sub> 6	AIN	V <sub>I</sub> = 0 V	0.0		200	nΑ
Output off leakage current	IOFF1	BO1 to BO4, AOUT,	V <sub>O</sub> = 13 V			5.0	μА
	IOFF2	101, 102 DO	V <sub>O</sub> = 6.5 V				•
High-level three-state	IOFFH	PD	V <sub>O</sub> = V <sub>DD</sub>		0.01	5.0 200	μA nA
off leakage current Low-level three-state	IOFFL	PD	V <sub>O</sub> = 0 V		0.01	200	nA
off leakage current Input capacitance	CIN	FMIN			6		pF
Current drain	I <sub>DD</sub> 1	V <sub>DD</sub>	X'tal = 7.2 MHz		U		γι
ourcit diam	יטטי	<b>V</b> DD	$f_{\text{IN}}2 = 130 \text{ MHz}$ $V_{\text{IN}}2 = 40 \text{ mVrms}$		5	10	mA
	I <sub>DD</sub> 2	V <sub>DD</sub>	PLL block stopped (PLL INHIBIT) X'tal oscillator operating (X'tal = 7.2 MHz)		0.5		mA
	I <sub>DD</sub> 3	V <sub>DD</sub>	PLL block stopped X'tal oscillator operating			10	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **Serial Data Timing**



When stopped with CL low



When stopped with CL high


#### **Package Dimensions**


unit: mm


[LC72131K]

#### PDIP22 / DIP22S (300 mil)

CASE 646AV ISSUE A







# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code Y = Year

M = Month

DDD = Additional Traceability Data

\*This information is generic.

Pb-Free indicator, "G" or microdot "■", may or may not be present.


#### **Package Dimensions**


unit : mm


[LC72131KMA]

# SOIC20W / MFP20J (300 mil) CASE 751DE


ISSUE O








#### **Pin Assignments**



#### **Block Diagram**



#### **Pin Functions**

0	Pin	No.	<b>.</b>	E sellen	Circ. Harris Commission
Symbol	LC72131K	LC72131KMA	Type	Functions	Circuit configuration
XIN XOUT	1 22	1 20	X'tal OSC	Crystal resonator connection (4.5MHz/7.2MHz)	
FMIN	16	14	Local oscillator signal input	FMIN is selected when the serial data input DVS bit is set to 1.  The input frequency range is from 10 to 160MHz.  The input signal passes through the internal divide-by-two prescaler and is input to the swallow counter.  The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value.	
AMIN	15	13	Local oscillator signal input	AMIN is selected when the serial data input DVS bit is set to 0.  When the serial data input SNS bit is set to 1:  • The input frequency range is 2 to 40MHz.  • The signal is directly input to the swallow counter.  • The divisor can be in the range 272 to 65535, and the divisor used will be the value set.  When the serial data input SNS bit is set to 0:  • The input frequency range is 0.5 to 10MHz.  • The signal is directly input to a 12-bit programmable divider.  • The divisor can be in the range 4 to 4095, and the divisor used will be the value set.	
CE	3	2	Chip enable	Set this pin high when inputting (DI) or outputting (DO) serial data.	\$>>
DI	4	3	Input data	Inputs serial data transferred from the controller to the LC72131K/KMA.	
CL	5	4	Clock	Used as the synchronization clock when inputting (DI) or outputting (DO) serial data.	
DO	6	5	Output data	Outputs serial data transferred from the LC72131K/KMA to the controller.  The content of the output data is determined by the serial data DOC0 to DOC2.	
$V_{DD}$	17	15	Power supply	The LC72131K/KMA power supply pin (V <sub>DD</sub> =4.5 to 5.5V) The power on reset circuit operates when power is first applied.	-
V <sub>SS</sub>	21	19	Ground	The LC72131K/KMA ground	-
BO1 BO2 BO3 BO4	7 8 9 10	6 7 8 9	Output port	Dedicated output pins The output states are determined by $\overline{BO1}$ to $\overline{BO4}$ bits in the serial data.  Data: 0=open, 1=low A time base signal (8Hz) can be output from the $\overline{BO1}$ pin.  (When the serial data TBC bit is set to 1.) Care is required when using the $\overline{BO1}$ pin, since it has a higher on impedance that the other output ports (pins $\overline{BO2}$ to $\overline{BO4}$ ).	
IO1 IO2	11 13	10 12	I/O port	I/O dual-use pins The direction (input or output) is determined by bits IOC1 and IOC2 in the serial data.  Data: 0=input port, 1=output port When specified for use as input ports: The state of the input pin is transmitted to the controller over the DO pin. Input state: low=0 data value high=1 data value When specified for use as output ports: The output states are determined by the IO1 and IO2 bits in the serial data. Data: 0=open, 1=low These pins function as input pins following a power on reset.	


Continued on next page.

Continued from preceding page.

Comple at	Pin	No.	T	C. making a	Circuit as a firm which
Symbol	LC72131K	LC72131KMA	Туре	Functions	Circuit configuration
PD	18	16	Charge pump output	PLL charge pump output When the frequency generated by dividing the local oscillator frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high impedance state when the frequencies match.	
AIN AOUT	19 20	17 18	LPF amplifier transistors	The n-channel MOS transistor used for the PLL active low-pass filter.	
IFIN	12	11	IF counter	Accepts an input in the frequency range 0.4 to 12MHz. The input signal is directly transmitted to the IF counter. The result is output starting the MSB of the IF counter using the DO pin. Four measurement periods are supported: 4, 8, 32, and 64ms.	

#### DI Control Data (Serial Data Input) Structure

[1] IN1 mode



#### [2] IN2 mode



#### **Control Data Functions**

No.	Control block/data		Related data									
(1)	Programmable	Data that										
	divider data	A binary v	alue in whi	ch P15 is	the MSB. T	he LSB changes de	pending on					
	P0 to P15	DVS and S	SNS. (*: do	on't care)								
		DVS	SNS	LSB	Divi	sor setting (N)	Actual divisor					
		1	*	P0	2	72 to 65535	Twice the value of the setting					
		0	1	P0		72 to 65535	The value of the setting					
		0	0	P4	_	4 to 4095	The value of the setting					
		Note: P0 to P3 are ignored when P4 is the LSB.										
		14010.101	o i o aic ig	jilorea wile	5111 4 15 1110	LOD.						
	DVS, SNS	Selects the signal input pin (AMIN or FMIN) for the programmable divider, switches the input frequency range. (*: don't care)										
		DVS	SNS		Input pin		Input frequency range					
		1	*									
		0										
		0										
		0 0 AMIN 0.5 to 10MHz  Note: See the "Programmable Divider Structure" item for more information.										
(2)	Reference divider				ection data.							
	data	R3	R2	R1	R0	Ref	erence frequency					
	R0 to R3	0	0	0	0		100kHz					
		0	0	0	1		50					
		0	0	1	0		25					
		0	0	1	1		25					
		0	1	0	0							
		0	1	0	1		6.25					
		0	1	1	0							
		0	1	1	1		3.125 3.125					
		1	0	0	0							
		1	0	0	1		9					
		1	0	1	0		5					
		1	0	1	1		1					
		1	1	0	0		3					
		1	1	0	1		15					
		1	1	1	0	* PLL INI	HIBIT + X'tal OSC STOP					
		1	1	1	1		PLL INHIBIT					
		Nata *: DI	LINUUDIT									
		Note *: PL		mahla disi	dar blaak as	ad the IC counter ble	ack are stanged the FMINI AMINI					
							ock are stopped, the FMIN, AMIN,					
			•		trie puil-do	wn state (ground), a	and the charge pump goes to the					
		nig	ıh impedar	ice state.								
	xs	Crystal res	sonator se	ection								
		XS=0: 4										
		XS=1: 7.2MHz										
				ency is sel	ected after	the power-on reset.						
(3)	IF counter control	The 7.2MHz frequency is selected after the power-on reset.  IF counter measurement start data										
(-)	data	CTE=1: C						IFS				
	CTE											
	GT0, GT1	=0: Counter reset  Determines the IF counter measurement per			surament r	period						
	G10, G11						M-200					
		GT1	_	T0	Measure	ment time (ms)	Wait time (ms)					
		0		0		4	3 to 4					
	i	0		1		8	3 to 4	1				
		1 0 32 7 to 8 1 1 64 7 to 8										

Continued on next page.

Continued from preceding page.

No.	Control block/data			Related data									
(4)	I/O port specification data IOC1, IOC2			on for the bidin	ectional pins IC	1 and IO2.							
(5)	Output port data BO1 to BO4 IO1, IO2	Data: 0=op The data=0 (	oen, 1=low open) state	is selected af	fter the power-c	, 101 and 102 output ports		IOC1 IOC2					
(6)	DO pin control data	Data that det	ermines the	DO pin outpu	ut		1	UL0, UL1					
	DOC0	DOC2		CTE									
	DOC1 DOC2	0	0	0	Open								
	DOC2	0	0	1	Low whe	en the unlock state is detected		IOC1					
		0	1	0	end-UC	*1		IOC2					
		0	1	1	Open			1002					
		1	0	0	Open								
		1	0	1	_	pin state *2							
		1	1	0		pin state *2							
		1	1	1	Open								
		The open state is selected after the power-on reset.  Note: 1. end-UC: Check for IF counter measurement completion											
		(2) \(\frac{1}{2}\) (3) I  Note: 2. Goe  Caution: The high	When end-lezero to one; When the IF measureme Depending of s to the ope e state of the n) will be op	the DO pin a counter mea nt completion on serial data an state if the DO pin durin en, regardless	the IF counter is automatically go surement comp state. I/O (CE: high) t I/O pin is specif ig a data input p s of the state of	ount end (3)CE: High set started (i.e., when CTE is changed uses to the open state. Eletes, the DO pin goes low to indicate the DO pin goes to the open state. Eleted to be an output port. Decriod (an IN1 or IN2 mode period with DO control data (DOC0 to DOC) (an OUT mode period with CE high	with CE						
			-	_		data in synchronization with the CL	-						
		sigr	al, regardle	ess of the state	e of the DO con	trol data (DOC0 to DOC2).							
(7)	Unlock detection	Selects the p	hase error	(φE) detection	width for check	king PLL lock.		DOC0					
	data	A phase erro		DOC1									
	UL0, UL1	UL1	UL0	φE detect	tion width	Detector output		DOC2					
		0 0 stopped Open											
		0	1		0	φE is output directry							
		1	0	±0.	.55μs	φE is extended by 1 to 2ms							
		1	1	±	1.11	<b>↑</b>							
		Note: In the t	unlocked sta	ate the DO pir	goes low and	the UL bit in the serial data become	es zero.						


Continued on next page.

Continued from preceding page.

No.	Control block/data		Functions								
(8)	Phase comparator control data	• Controls	the phas	e comparator dead zone.							
	DZ0, DZ1	DZ1	DZ0	Dead zone mode							
	,	0	0	DZA							
		0	1	DZB							
		1 1	0								
		1	1 1 DZD								
		Dead zone	Dead zone width: DZA <dzb<dzc<dzd< td=""></dzb<dzc<dzd<>								
(9)	Clock time base TBC		tting TBC to one causes an 8Hz, 40% duty clock time base signal to be output from the $\overline{BO1}$ i. (BO1 data is invalid in this mode.)								
(10)	Charge pump control	Forcibly co	Forcibly controls the charge pump output.								
	data	DLC	DLC Charge pump output								
	DLC	0		Normal operation							
		1		Forced low							
		Note: If de	adlock o	ccurs due to the VCO cor	introl voltage (Vtune) going to zero and the VCO						
		osci	llator stop	pping, deadlock can be cl	eared by forcing the charge pump output to low and						
		setti	ng Vtune	to V <sub>CC</sub> . (This is the dea	dlock clearing circuit.)						
(11)	IF counter control	This data	must be s	set 1 in normal mode.							
	data	IFS Tho	ugh if this	s value is set to zero, the	system enters input sensitivity degradation mode,						
	IFS			y is reduced to 10 to 30m							
				inter Operation" item for	details.						
(12)	LSI test data		LSI test data								
	TEST0 to 2	TEST0	]								
		TEST1 TEST2	These	values must all be set to	0.						
			ı t data are	set to 0 automatically af	ter the nower-on reset						
(13)	DNC		Don't care. This data must be set to 0.								
(,	1	caro									

## DO Control Data (Serial Data Output) Structure

[3] OUT Mode




#### **Control Data Functions**


No.	Control block/data	Functions	Related data
(1)	I/O port data	Latched from the pin states of the $\overline{\text{IO1}}$ and $\overline{\text{IO2}}$ I/O ports.	IOC1
	12, 11	These values follow the pin states regardless of the input or output setting.	IOC2
		I1 ← $\overline{101}$ pin state $\overline{}$ High: 1	
		$12 \leftarrow \overline{102}$ pin state $\Box$ Low: 0	
(2)	PLL unlock data	Latched from the state of the unlock detection circuit.	UL0
	UL	UL ← 0: Unlocked	UL1
		$UL \leftarrow 1$ : Locked or detection stopped mode	
(3)	IF counter binary	Latched from the value of the IF counter (20-bit binary counter).	CTE
	counter	C19 $\leftarrow$ MSB of the binary counter	GT0
	C19 to C0	$C0 \leftarrow LSB$ of the binary counter	GT1

#### Serial Data I/O Methods


The LC72131K/KMA inputs and outputs data using Our CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB



- 1. Serial Data Input (IN1/IN2) tSU, tHD, tES, tEH≥0.75µs tLC<0.75µs
  - (1) CL: Normal high




#### (2) CL: Normal low




#### 2. Serial Data Output (OUT) tSU, tHD, tEL, tES, tEH $\geq$ 0.75 $\mu$ s tDC, tDH<0.35 $\mu$ s

#### (1) CL: Normal high




#### (2) CL: Normal low



Note: Since the DO pin is an N-channel open-drain pin, the time for the data to change (tDC and tDH) will differ depending on the value of the pull-up resistor and printed circuit board capacitance.

#### **Programmable Divider Structure**



	DVS	SNS	Input pin	Set divisor	Actual divisor: N	Input frequency range
(A)	1	*	FMIN	272 to 65535	Twice the set value	10 to 160MHz
(B)	1	1	AMIN	272 to 65535	The set value	2 to 40MHz
(C)	0	0	AMIN	4 to 4095	The set value	0.5 to 10MHz

<sup>\*:</sup> Don't care

#### **Programmable Divider Calculation Examples**

(1) FM, 50kHz steps (DVS=1, SNS=\*: FMIN selected)

FM RF=90.0MHz (IF=+10.7MHz)

FM VCO=100.7MHz

PLL fref=25kHz (R0 to R1=1, R2 to R3=0)

100.7MHz (FMVCO)÷25kHz (fref) ÷2 (FMIN: divide-by-two prescaler) =2014→07DE (HEX)

	E	Ξ		D					7	7			(	0									
		_	$\overline{}$	_	_	_		_		_		_		_	$\overline{}$								
0	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	*	1			1	1	0	0
	_	2	က		2	ဖ			6	2	_	2	က	4	5	လ္ခ	S	世	رم	0	_	2	3
	7	P	2	P4	9	P.	P7	2	g,	7	7	7	7	7	7	Ś	á	ပ	×	R	ķ	Z	쮼

(2) SW 5kHz steps (DVS=0, SNS=1: AMIN high-speed side selected)

SW RF=21.75MHz (IF=+450kHz)

SW VCO=22.20MHz

PLL fref=5kHz (R0=R2=0, R1=R3=1)

22.2MHz (SW VCO) ÷5kHz (fref) =4440→1158 (HEX)

	8	8			į	5			•	1				1									
		_	$\overline{}$	_		_	$\overline{}$	_		_	_	_		_	_								
0	0	0	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0			0	1	0	1
Po	7	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	XS	R0	R1	R2	R3

(3) MW 10kHz steps (DVS=0, SNS=0: AMIN low-speed side selected)

MW RF=1000kHz (IF=+450kHz)

MW VCO=1450kHz


PLL fref=10kHz (R0 to R2=0, R3=1)

1450kHz (MW VCO) ÷10kHz (fref)=145→091 (HEX)

						1			,	9			(	0									
				_		_	$\overline{}$	_		_	$\overline{}$	_		_	$\overline{}$								
*	*	*	*	1	0	0	0	1	0	0	1	0	0	0	0	0	0			0	0	0	1
P0	7	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	XS	R0	72	R2	R3

#### **IF Counter Structure**

The LC72131K/KMA IF counter is a 20-bit binary counter. The result, i.e., the counter's msb, can be read serially from the DO pin.




074	OTO	Measurement time					
GT1	GT0	Measurement time (GT) (ms)	Wait time (twu) (ms)				
0	0	4	3 to 4				
0	1	8	3 to 4				
1	0	32	7 to 8				
1	1	64	7 to 8				

The IF frequency (Fc) is measured by determining how many pulses were input to an IF counter in a specified measurement period, GT.


$$Fc = \frac{C}{GT}$$
 (C=Fc×GT) C: Count value (number of pulses)

#### **IF Counter Frequency Calculation Examples**


(1) When the measurement period (GT) is 32ms, the count (C) is 53980 hexadecimal (342400 decimal): IF frequency (Fc) = $342400 \div 32$ ms=10.7MHz



(2) When the measurement period (GT) is 8ms, the count (C) is E10 hexadecimal (3600 decimal): IF frequency (Fc) = $3600 \div 8ms = 450kHz$ 



#### **IF Counter Operation**



Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0. The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72131K/KMA when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF counter at the end of the measurement period must be read out during the period that CTE is 1. This is because the IF counter is reset when CTE is set to 0.

Note: When operating the IF counter, the control microprocessor must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Autosearch techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

IFIN minimum input sensitivity standard f [MHz										
IFS	0.4≤f<0.5	0.5≤f<8	8≤f≤12							
1: Normal mode	40mVrms (0.1 to 3mVrms)	40mVrms	40mVrms (1 to 10mVrms)							
0: Degradation mode	70mVrms (10 to 15mVrms)	70mVrms	70mVrms (30 to 40mVrms)							

Note: Values in parentheses are actual performance values presented as reference data.

#### **Unlock Detection Timing**

Unlock Detection Determination Timing

Unlocked state detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.




Figure 1 Unlocked State Detection Timing

For example, if fref is 1kHz, i.e., the period is 1ms, after changing the divisor N, the system must wait at least 2ms before checking for the unlocked state.




Figure 2 Circuit Structure





Figure 3

#### Unlocked State Data Output Using Serial Data Output

In the LC72131K/KMA, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation is performed. At the data output (1) point in Figure 3, although the VCO frequency has stabilized (locked), since no data output has been performed since the divisor N was changed the unlocked state data remains in the unlocked state. As a result, even though the frequency has stabilized (locked), the system remains (from the standpoint of the data) in the unlocked state.

Therefore, the unlocked state data acquired at data output (1), which occurs immediately after the divisor N was changed, should be treated as a dummy data output and ignored. The second data output (data output (2)) and following outputs are valid data.

#### < Locked State Determination Flowchart Example>




Directly Outputting Unlocked State Data from the DO Pin (Set by the DO pin control data)

Since the unlocked state (high=locked, low=unlocked) is output directly from the DO pin, the dummy data processing described in section 3 above is not required. After changing the divisor N, the locking state can be checked after waiting at least two reference frequency periods.

#### **Clock Time Base Usage Notes**

The pull-up resistor used on the clock time base output pin  $(\overline{BO1})$  should be at least  $100k\Omega$ . This is to prevent degrading the VCO C/N characteristics when a loop filter is formed using the built-in low-pass filter transistor. Since the clock time base output pin and the low-pass filter have a common ground internal to the IC, it is necessary to minimize the time base output pin current fluctuations and to suppress their influence on the low-pass filter. Also, to prevent chattering we recommend using a Schmitt input at the controller (microprocessor) that receives this signal.



#### Other Items

[1] Notes on the Phase Comparator Dead Zone

DZ1	DZ0	Dead zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	0s
0	1	DZB	ON/ON	-0s
1	0	DZC	OFF/OFF	+0s
1	1	DZD	OFF/OFF	++0s

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.


The following problems may occur in the ON/ON state.

- (1) Side band generation due to reference frequency leakage
- (2) Side band generation due to both the correction pulse envelope and low frequency leakage Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/N ratio in excess of 90 to 100dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

#### **Dead Zone**

The phase comparator compares fp to a reference frequency (fr) as shown in Figure 1. Although the characteristics of this circuit (see Figure 2) are such that the output voltage is proportional to the phase difference  $\emptyset$  (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.

However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularlypriced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.



#### [2] Notes on the FMIN, AMIN, and IFIN Pins


Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100pF is desirable. In particular, if a capacitance of 1000pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.

[3] Notes on IF Counting—SD must be used in conjunction with the IF counting time
When using IF counting, always implement IF counting by having the microprocessor determine the presence of
the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in
which auto-searches are performed with only IF counting are not recommended, since they can cause false
detection where there is no signal due to overflow from the IF counter buffer.


#### [4] DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.


#### Pin States After the Power ON Reset [LC72131K]




#### Pin States After the Power ON Reset [LC72131KMA]



#### **Application System Example** [LC72131K]



## **Application System Example** [LC72131KMA]



#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)		
LC72131K-E	PDIP22 / DIP22S (300 mil) (Pb-Free)	-1-		
LC72131KMA-AE	SOIC20W / MFP20J (300 mil) (Pb-Free)	2000 / Tape & Reel		

<sup>†</sup> For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub\_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer