

[LTC3372](https://www.analog.com/LTC3372?doc=LTC3372.pdf)

60V Low IQ Buck Controller Plus 4-Channel 8A Configurable Buck DC/DCs

- \blacksquare HV Buck Controller: $V_{IN} = 4.5V$ to 60V, $V_{OUT} = 5V/3.3V$
- LV Buck Regulators: $V_{\text{INA-H}}$ = 2.25V to 5.5V, $V_{011T1-4} \ge 0.8V$
- 8×1A LV Buck Integrated Power Stages, Configurable **as 2, 3 or 4 Output Channels**
- 8 Unique Output Configurations (1A to 4A Per Channel)
- Low Total No-Load Input Supply Current (I₀)
	- 15µA HV Controller Only (5V_{OUT})
	- \blacksquare 23µA HV Controller Only (3.3V_{OUT})
	- ⁿ **33μA HV Controller (3.3VOUT) Plus One LV Regulator**
	- 9µA Per Additional LV Regulator Channel
- \blacksquare 1MHz to 3MHz Operation (HV Runs at 1/6 Frequency)
- **Programmable or Synchronizable to External Clock**
- **Programmable Watchdog and Power-On Reset Delay**
- IC Die Temperature Monitor Output
- Thermally Enhanced 48-Pin 7mm \times 7mm QFN Package

APPLICATIONS

- Automotive and Industrial Always-On Systems
- General Purpose Multi-Channel Power Supplies

FEATURES DESCRIPTION

The LTC®[3372](https://www.analog.com/LTC3372?doc=LTC3372.pdf) is a highly flexible multioutput power supply IC. The device includes a high-performance, high voltage (HV) step-down DC/DC switching regulator controller that drives an all N-channel synchronous power FET stage from a 4.5V to 60V input.

The LTC3372 also includes four low voltage (LV) synchronous buck regulators that can be programmed by the C1-C3 pins to share eight 1A integrated power stages in one of eight possible configurations. Each power stage is powered from independent inputs which may be connected to the HV buck's V_{OUT} or to other 2.25V to 5.5V supplies.

The CT pin programs timing parameters of the watchdog timer and LV outputs' Power-On Reset (RST). Precision enable thresholds facilitate reliable power-up sequencing.

The LTC3372 is available in a 48-pin 7mm \times 7mm QFN package.

All registered trademarks and trademarks are the property of their respective owners.

Low Voltage Buck Regulator Configurations

TABLE OF CONTENTS

ABSOLUTE MAXIMUM RATINGS **(Note 1)**

PIN CONFIGURATION

ORDER INFORMATION

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. [Tape and reel specifications.](https://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf) Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified operating

junction temperature range, otherwise specifications are at TA = 25°C (Note 2), VIN = 12V, VRUN = 5V, VOUT = VINA-H = 3.3V unless otherwise noted.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified operating

junction temperature range, otherwise specifications are at TA = 25°C (Note 2), VIN = 12V, VRUN = 5V, VOUT = VINA-H = 3.3V unless otherwise noted.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified operating

junction temperature range, otherwise specifications are at TA = 25°C (Note 2), VIN = 12V, VRUN = 5V, VOUT = VINA-H = 3.3V unless otherwise noted.

The l **denotes the specifications which apply over the specified operating** ELECTRICAL CHARACTERISTICS

junction temperature range, otherwise specifications are at TA = 25°C (Note 2), VIN = 12V, VRUN = 5V, VOUT = VINA-H = 3.3V unless otherwise noted.

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3372 is tested under pulsed load conditions such that T $_{\textrm{J}}$ \approx T_A. The LTC3372E is guaranteed to meet specifications from 0°C to 85°C operating junction temperature. Specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3372I is guaranteed over the –40°C to 125°C operating junction temperature range. The LTC3372H is guaranteed over the –40°C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than 125°C. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors. The junction temperature (T_J) in \degree C) is calculated from the ambient temperature (T_A in \degree C) and power dissipation (P_D in Watts) according to the formula:

$$
T_J = T_A + (P_D \bullet \theta_{JA})
$$

where θ_{JA} (in °C/W) is the package thermal impedance.

Note 3: This IC includes overtemperature protection which protects the device during momentary overload conditions. Junction temperatures will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 4: The I_Q (Total Input Supply Quiescent Current) is the total average current drawn from the input power supply by a typical application in Burst Mode with no load currents (from either the HV Controller V_{OUT} or the LV Regulators' $V_{\text{OUT1-4}}$).

Note 5: The HV Controller's output regulation is tested in a feedback loop that servos the ITH pin to a specified voltage and measures the resulted voltage at $V_{\text{OUT}}/E\times TV_{\text{CC}}$ pin.

Note 6: Delays are measured using 50% levels, with TG and BG driving minimum capacitive load.

Note 7: The minimum on-time conditions is specified for an inductor peak-to-peak ripple current ≥40% of I_{MAX} (see Minimum On-Time Considerations in the Applications Information section).

Note 8: The I_{Q(VINA-H)} (Quiescent Current into V_{INA-H} Pins) are measured with power switches not switching. Dynamic supply current when switching may be higher due to the gate charge being delivered.

Note 9: The current limit features are intended to protect the IC from short term or intermittent fault conditions. Continuous operation above the maximum specified pin current rating may result in device degradation over time.

Note 10: The soft-start is the time from the first top switch turn on, after an enable rising, until the feedback has reached 90% of its nominal regulation voltage.

Note 11: Do not apply a voltage or current source to these pins. They must be connected to the gates of the external power MOSFETs, otherwise permanent damage may occur.

(HV Controller) $T_A = 25^\circ C$, unless otherwise noted.

Burst Mode Quiescent Current

Burst Mode Quiescent Current vs Temperature

3.55 3.60 3.65 3.70

Shutdown Current vs V_{IN} Shutdown Current vs Temperature

Output Voltage vs Temperature Forced Continuous Mode

(HV Controller) $T_A = 25^\circ \text{C}$, unless otherwise noted.

INTV_{CC} Voltage vs Gate Charge $Current$ $V_{\text{OUT}} = 5V$

SENSE– Pin Input Bias Current

MAXIMUM CURRENT SENSE VOLTAGE (mV)

MAXIMUM CURRENT SENSE VOLTAGE

 (mV)

INTVCC Voltage vs Gate Charge Current VOUT = 3.3V

3372 G10

Maximum Current Sense Threshold vs Duty Cycle

DUTY CYCLE (%) 0 10 20 30 40 50 60 70 80 90 100

Current Limit in Foldback

(HV Controller) $T_A = 25^\circ \text{C}$, unless otherwise noted.

11

Rev. A

TYPICAL PERFORMANCE CHARACTERISTICS

(LV Buck Regulator) $T_A = 25^\circ \text{C}$, unless otherwise noted.

(LV Buck Regulator) $T_A = 25^\circ \text{C}$, unless otherwise noted.

2A Buck Regulated Feedback

1A Buck NMOS and PMOS R_{DS(ON)} vs Temperature Across VIN

RT Programmed Oscillator Frequency vs Temperature

TEMPERATURE (°C) –75 –50 –25 0 25 50 75 100 125 150

3372 G40

12

1.90 1.92 1.94

(LV Buck Regulator) TA = 25°C, unless otherwise noted.

PIN FUNCTIONS

RST (Pin 1): LV Regulator Reset Logic Output. This pin is pulled low when the feedback pin (FB1-4) voltage of any enabled LV regulator is outside of its power good window. The window is -2% to $+7.5\%$ (typical) for regulator 1, and –5% to +7.5% (typical) for regulators 2-4, around the regulated 0.8V level. This pin is pulled low when all LV regulators are disabled. Assertion (the pin goes high) delay is scaled by the C_T capacitor.

TEMP (Pin 2): Temperature Indication Pin. TEMP outputs a voltage of 220mV (typical) at 25°C. The TEMP voltage will increase by 7mV/°C (typical) at higher temperatures giving an external indication of the IC's internal die temperature. The temperature monitor can be shut down by tying the TEMP pin to $INTV_{CC}$ to reduce quiescent current. If all LV regulators are disabled, the temperature monitor shuts down and the TEMP pin becomes high impedance.

EN1 (Pin 3): LV Buck Regulator 1 Enable Input. Active high. Do not float.

FB1 (Pin 4): LV Buck Regulator 1 Feedback Pin. Receives feedback by a resistor divider connected across the output.

VINA (Pin 5): LV Power Stage A Input Supply. Bypass to GND with a 10µF or larger ceramic capacitor.

SWA (Pin 6): LV Power Stage A Switch Node. External inductor connects to this pin.

SWB (Pin 7): LV Power Stage B Switch Node. External inductor connects to this pin.

V_{INB} (Pin 8): LV Power Stage B Input Supply. Bypass to GND with a 10µF or larger ceramic capacitor.

VINC (Pin 9): LV Power Stage C Input Supply. Bypass to GND with a 10µF or larger ceramic capacitor.

SWC (Pin 10): LV Power Stage C Switch Node. External inductor connects to this pin.

SWD (Pin 11): LV Power Stage D Switch Node. External inductor connects to this pin.

VIND (Pin 12): LV Power Stage D Input Supply. Bypass to GND with a 10µF or larger ceramic capacitor.

FB2 (Pin 13): LV Buck Regulator 2 Feedback Pin. Receives feedback by a resistor divider connected across the output. In configurations where LV Regulator 2 is not used, FB2 should be tied to ground.

EN2 (Pin 14): LV Buck Regulator 2 Enable Input. Active high. In configurations where LV Regulator 2 is not used, tie EN2 to ground. Do not float.

C1 (Pin 15): LV Regulator Configuration Control Input Bit. With C₂ and C₃, C₁ configures the buck output current power stage combinations. C1 should either be tied to $INTV_{CC}$ or ground. Do not float.

C2 (Pin 16): LV Regulator Configuration Control Input Bit. With C1 and C3, C2 configures the buck output current power stage combinations. C2 should either be tied to $INTV_{CC}$ or ground. Do not float.

C3 (Pin 17): LV Regulator Configuration Control Input Bit. With C1 and C2, C3 configures the buck output control power stage combinations. C3 should either be tied to $INTV_{CC}$ or ground. Do not float.

RT (Pin 18): Oscillator Frequency Pin. This pin provides two modes of setting the switching frequency. Connecting a resistor from RT to ground will set the switching frequency based on the resistor value. If RT is tied to $INTV_{CC}$ the internal 2MHz oscillator will be used. Do not float.

PLL/MODE (Pin 19): Oscillator Synchronization Input and Mode Select Pin. Driving this pin with an external clock signal synchronizes the internal oscillator to the applied clock. The LV bucks synchronize to the oscillator frequency and HV buck synchronizes to 1/6th frequency when in forced continuous mode. When no external clock is applied the oscillator frequency is programmed by the RT pin. When not synchronizing to an external clock this input determines how the controller and regulators operate at light load. Floating or grounding this pin selects Burst Mode operation, and tying this pin to $INTV_{CC}$ forces continuous inductor current mode operation for all the converters and the controller. Tying this pin to a voltage greater than 1.2V and less than $INTV_{CC}$ –1.3V selects pulse-skipping mode operation for the controller, but Burst Mode operation for the low voltage converters. This pin has a 100k internal resistor to ground.

PIN FUNCTIONS

WDI (Pin 20): Watchdog Timer Input. The WDI pin must be toggled either low to high or high to low every 1.62 seconds. Failure to toggle WDI results in the WDO pin being pulled low for 202ms. All times correspond to a 10nF capacitor on the CT pin.

WDO (Pin 21): Watchdog Timer. Open-drain output. WDO is pulled low for 202ms during a watchdog timeout period. The WDO pin pulls low if the WDI input does not transition in less than 1.62 seconds since its last transition or 12.9 seconds after a watchdog timeout period. An UVLO event resets the watchdog timer and WDO asserts itself low for the 202ms watchdog timeout period. All times correspond to a 10nF capacitor on the CT pin.

CT (Pin 22): Timing Capacitor Pin. A capacitor connected to GND sets a time constant which is scaled for use by the WDI, WDO, and $\overline{\text{RST}}$ pins. Tying the CT pin to INTV_{CC} disables the watchdog timer to reduce quiescent current.

EN3 (Pin 23): LV Buck Regulator 3 Enable Input. Active high. In configurations where LV Regulator 3 is not used, tie EN3 to ground. Do not float.

FB3 (Pin 24): LV Buck Regulator 3 Feedback Pin. Receives feedback by a resistor divider connected across the output. In configurations where LV Regulator 3 is not used, FB3 should be tied to ground.

VINE (Pin 25): LV Power Stage E Input Supply. Bypass to GND with a 10μF or larger ceramic capacitor.

SWE (Pin 26): LV Power Stage E Switch Node. External inductor connects to this pin.

SWF (Pin 27): LV Power Stage F Switch Node. External inductor connects to this pin.

VINF (Pin 28): LV Power Stage F Input Supply. Bypass to GND with a 10μF or larger ceramic capacitor.

VING (Pin 29): LV Power Stage G Input Supply. Bypass to GND with a 10μF or larger ceramic capacitor.

SWG (Pin 30): LV Power Stage G Switch Node. External inductor connects to this pin.

SWH (Pin 31): LV Power Stage H Switch Node. External inductor connects to this pin.

VINH (Pin 32): LV Power Stage H Input Supply. Bypass to GND with a 10μF or larger ceramic capacitor.

FB4 (Pin 33): LV Buck Regulator 4 Feedback Pin. Receives feedback by a resistor divider connected across the output.

EN4 (Pin 34): LV Buck Regulator 4 Enable Input. Active high. Do not float.

INTV_{CC} (Pin 35): Internal V_{CC} Pin. Output of an internal linear low-dropout (LDO) regulator powered from V_{IN} . The HV buck gate drive and control circuits are powered from this voltage source when V_{OUT} is < 4.7V. When V_{OUT} > 4.7V the bias connects to Vout and the LDO is shutdown. Must be de-coupled to GND pin with a minimum of 4.7μF low ESR (ceramic) capacitor.

BG (Pin 36): HV Controller High Current Gate Drive for Bottom (Synchronous) N-channel MOSFET. Voltage swing at this pin is from ground to $INTV_{CC}$.

TG (Pin 37): HV Controller High Current Gate Drive for Top N-channel MOSFET. This is the output of floating driver with a voltage swing equal to $INTV_{CC}$ superimposed on the switch node voltage SW.

SW (Pin 38): HV Controller Switch Node Connection to Inductor.

BOOST (Pin 39): HV Controller Bootstrapped Supply to the Topside Floating Driver. A capacitor should be connected between the BOOST and SW pin and a Schottky diode should be connected between the BOOST and $INTV_{CC}$ pins. Voltage swing at the BOOST pin is from $INTV_{CC}$ to $(V_{IN} + INTV_{CC})$.

RUN (Pin 40): HV Controller Enable Input. Forcing this pin above 1.2V turns on the HV controller. This pin has a 0.5µA internal pull-up current from ground to around 4V, and can be forced up to 65V (absolute maximum).

VIN (Pin 41): HV Input Supply Pin. A bypass capacitor should be tied between this pin and the GND pin.

TRACK/SS (Pin 42): HV Controller External Tracking and Soft-Start Input. When this pin is above 1.2V, the controller regulates the output voltage V_{OUT} to the programed 5V or 3.3V level. When this pin is below 1.2V, the output voltage

Rev. A

PIN FUNCTIONS

is regulated proportionally lower. An internal 10μA pullup current source is connected to this pin. A capacitor to ground at this pin sets the ramp time to the final regulated output voltage. Alternatively, a resistor divider on another voltage supply connected to this pin allows the controller's output to track another supply during start-up.

V_{OUT}/EXTV_{CC} (Pin 43): HV Controller Output Voltage Sensing and External V_{CC} Power Input. Connect this pin to the HV controller's regulated output voltage. The HV controller V_{OUT} is regulated to either 3.3V or 5V by an internal resistor divider selected by the V_{PROG} pin. This pin is also provides an external V_{CC} connection and supplies internal bias voltages from V_{OIIT} to improve low I_{O} performance and reduce power loss.

SENSE– (Pin 44): HV Controller Negative (–) Input to Differential Current Comparator. This SENSE– pin also functions as the output voltage sense pin for a secondary 15% overvoltage protection in addition to the 7.5% overvoltage protection at the $V_{OUT}/EXTV_{CC}$ pin. In the situation that SENSE– pin is separated from VOUT/EXTVCC pin to achieve point-of-load (POL) regulation, SENSE– can begin drawing a >500µA current when SENSE– is 200mV greater than V_{OUT} (V_{OUT} = 5V) or INTV_{CC} (V_{OUT} = 3.3V). When voltage on SENSE[–] pin is close to INTV_{CC}, SENSE[–] can begin drawing >500µA current. Do not connect a filtering resistor in series with SENSE⁻ pin unless SENSE⁻ stays close to ground in the application.

SENSE⁺ (Pin 45): HV Controller Positive (+) Input to Differential Current Comparator. The ITH pin voltage and controlled offsets between the SENSE⁻ and SENSE⁺ pins set the current trip threshold. The current comparator can be used for either inductor DCR sensing or traditional current sensing resistor (R_{SENSE}) sensing.

ITH (Pin 46): HV Controller Error Amplifier Output and Compensation Point. The current comparator threshold increases with this control voltage.

VOUTPRG (Pin 47): HV Controller Output Voltage Programming Pin. When this pin is tied to $INTV_{CC}$, the output voltage is regulated to 5V. When tied to ground, the output voltage is regulated to 3.3V.

PGOOD (Pin 48): HV Controller Power Good Open-Drain Logic Output. This pin is pulled low when the voltage at the $V_{\text{OUT}}/EXTV_{\text{CC}}$ pin is outside of the \pm 7.5% window around the regulated level, or voltage at SENSE– pin is more than 15% above the regulated level of V_{OIII} .

GND (Exposed Pad Pin 49): Ground. The exposed pad must be soldered to a continuous printed circuit board ground plane directly under the IC package for rated thermal performance. The exposed pad is a shared ground for signal grounds, driver ground and power stage grounds of all HV and LV buck regulators.

BLOCK DIAGRAM

For more information www.analog.com

The LTC3372 is a single IC that combines a high voltage (HV) buck (step-down) DC/DC switching regulator controller and a total of four configurable low voltage (LV) buck regulators.

Main Control Loop of HV Buck Controller

The HV controller uses a constant frequency, current mode buck (step-down) architecture. During normal operation, the external top MOSFET is turned on when the clock sets the RS latch, and is turned off when the main current comparator, ICMP, resets the RS latch. The peak inductor current at which ICMP trips and resets the latch is controlled by the voltage on the ITH pin, which is the output of the error amplifier, EA. The error amplifier compares an internal 1.2V reference voltage to the feedback voltage generated by an internal resistor divider connected to the $V_{\text{OUT}}/EXTV_{\text{CC}}$ pin. The divider can be selected to program an output of either 3.3V to 5V. When the load current increases, it causes a slight decrease in V_{FR} relative to the reference, which causes the EA to increase the ITH voltage until the average inductor current matches the new load current.

After the top MOSFET is turned off each cycle, the bottom MOSFET is turned on until either the beginning of the next clock cycle, or the inductor current starts to reverse, as indicated by the reverse current comparator IREV (at light load in pulse-skipping mode or Burst Mode).

INTV_{CC} Power

Power for the top and bottom MOSFET drivers and some other internal circuitry is derived from the INTV $_{\rm CC}$ pin. When the $V_{\text{OUT}}/EXTV_{\text{CC}}$ pin is tied to a voltage less than 4.7V, the V_{IN} LDO (low dropout linear regulator) supplies $5.1V$ from V_{IN} to INTV_{CC}. If V_{OUT}/EXTV_{CC} is taken above 4.7V, the V_{IN} LDO is turned off and an internal PMOS switch connects $V_{\text{OUT}}/EXTV_{\text{CC}}$ to INTV_{CC}. Using the $V_{\text{OUT}}/EXTV_{\text{CC}}$ pin allows the INTV $_{\text{CC}}$ power to be derived from the high efficiency HV buck regulator output.

The top MOSFET driver is biased from the floating bootstrap capacitor, C_B , which normally recharges during each cycle through an external diode, D_B , when the top MOSFET turns off. If the input voltage, V_{IN} , decreases to a voltage close to V_{OUT} , the loop may enter dropout and attempt to turn on the top MOSFET continuously. The dropout detector detects this and forces the top MOSFET off for a short time every tenth cycle to allow C_B to recharge, resulting in an effective duty cycle of 98%.

Shutdown and Start-Up (RUN, TRACK/SS Pins)

It typically takes 1.2ms for the internal bias circuits (including INTV_{CC}) to be ready after the first time either the RUN pin or any of the EN1-4 pins rises above 730mV. During the 1ms internal bias circuit startup time, neither the HV or LV regulators are enabled. The HV controller is enabled when the RUN pin is pulled above 1.2V and the internal bias is enabled. Pulling RUN pin below 1.16V disables the HV controller.

The RUN pin has an internal 0.5μA current that pulls up the pin to enable the HV controller. Alternatively, the RUN pin may be externally pulled up or driven by logic. The RUN pin can tolerate up to 65V (absolute maximum), so it can be conveniently tied to V_{IN} in an always-on application in which the controller is enabled continuously and never shut down.

The RUN pin can also be used as an undervoltage lockout (UVLO) by connecting it to the midpoint of an external resistor divider network of V_{IN} (see [Applications Information](#page-22-1) section).

The start-up of the controller's output voltage V_{OUT} is controlled by the voltage on the TRACK/SS pin. When the voltage on the TRACK/SS pin is less than the 1.2V internal reference, the HV controller regulates the V_{FB} voltage to the TRACK/SS pin voltage instead of the 1.2V reference. This allows the TRACK/SS pin to be used to program a soft-start by connecting an external capacitor from the TRACK/SS pin to GND. An internal 10μA pull-up current charges this capacitor creating a voltage ramp on the TRACK/SS pin. As the TRACK/SS voltage rises linearly from 0V to 1.2V and beyond, the output voltage V_{OIII} rises smoothly from zero to its final value. Alternatively the TRACK/SS pin can be used to cause the start-up of V_{OUT} to track that of another supply. Typically, this requires connecting to the TRACK/ SS pin an external resistor divider from the other supply to ground (see the Applications Information section).

Output Overvoltage Protection

Overvoltage comparators guard against transient overshoots as well as other more serious conditions that may overvoltage the output.

When the $V_{\text{OUT}}/EXTV_{\text{CC}}$ pin voltage rises by more than 7.5% above its regulation set point, the top power MOSFET gate (TG) is turned off and the bottom power MOSFET gate (BG) is turned on until the overvoltage condition is cleared.

The SENSE– pin functions as the output voltage sense pin for a secondary +15% overvoltage protection in addition to the +7.5% overvoltage protection at $V_{\text{OUT}}/EXTV_{\text{CC}}$ pin. When voltage at this pin is over 15% higher than the regulated output voltage set point, the HV controller will turn TG off and BG on. This provides an additional layer of protection when point-of-load (POL) regulation is desired.

Power Good Indicator (PGOOD) Pin

The PGOOD pin is connected to the open drain of an internal N-channel MOSFET. The MOSFET turns on and pulls the PGOOD pin low when the $V_{\text{OUT}}/EXTV_{\text{CC}}$ voltage is outside of the $\pm 7.5\%$ window around the regulated level. The PGOOD pin is also pulled low when the RUN pin is low (shut down). When the $V_{\text{OUT}}/EXTV_{\text{CC}}$ voltage is within the \pm 7.5% window, the MOSFET is turned off and the pin is allowed to be pulled up by an external resistor to a source no greater than 6V.

Foldback Current Limit

When the output voltage falls to less than 70% of its nominal level, foldback current limiting is activated. Foldback progressively lowers the peak current limit as the output drops in a sustained overcurrent or short-circuit condition. Foldback current limiting is disabled during the soft-start interval (as long as the V_{FB} voltage is keeping up with the TRACK/SS voltage).

Light Load Current Operation

The HV buck controller can be enabled to enter one of the three modes at light load current: (a) high efficiency Burst Mode, (b) forced continuous conduction mode, or (c) pulse-skipping mode operations at light load currents.

The LTC3372's PLL/MODE pin selects the light load operation modes for both the HV controller and LV buck regulators. To select Burst Mode operation, tie the PLL/MODE pin to SGND. To select forced continuous mode operation, tie the PLL/MODE pin to $INTV_{CC}$. When PLL/MODE pin is connected to an external clock, both HV controller and the LV buck regulators are synchronized to the external clock in forced continuous mode operation. To select pulse-skipping mode for the HV controller, tie the PLL/MODE pin to a DC voltage greater than 1.2V but less than INTV $_{\text{CC}}$ – 3.3V. The LV buck regulators will operate in Burst Mode operation.

When the controller is enabled for Burst Mode operation, the minimum peak current in the inductor is set to approximately 25% of the maximum sense voltage even though the voltage on the ITH pin indicates a lower value. If the average inductor current is higher than the load current, the error amplifier, EA, will decrease the voltage on the ITH pin. When the ITH voltage drops below 0.425V, the internal sleep signal goes high (enabling sleep mode) and both external MOSFETs are turned off. The ITH pin is then disconnected from the output of the EA and parked at 0.450V.

In sleep, much of the internal circuitry is turned off, reducing the quiescent currents that the controllers draws. The load current is supplied by the output capacitor. As the output voltage decreases, the EA's output begins to rise. When the output voltage drops enough, the ITH pin is reconnected to the output of the EA, the sleep signal goes low, and the controller resumes normal operation by turning on the top external MOSFET on the next cycle of the internal oscillator.

When the controller is enabled for Burst Mode operation, the inductor current is not allowed to reverse. The reverse current comparator, I_{RFV} , turns off the bottom external MOSFET just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller operates in discontinuous operation.

In forced continuous operation, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined by the voltage on the ITH pin, just as in normal operation. In this mode, the efficiency at light loads is lower than in

Burst Mode operation. However, continuous operation has the advantage of lower output voltage ripple and less interference to other circuitry. In forced continuous mode, the output ripple is independent of load current. Clocking the LTC3372 from an external source enables forced continuous mode (see the [Programming the Operating](#page-20-0) [Frequency](#page-20-0) section.)

When the PLL/MODE pin is connected for pulse-skipping mode, the HV controller operates in PWM pulse-skipping mode at light loads. In this mode, constant frequency operation is maintained down to approximately 1% of designed maximum output current. At very light loads, the current comparator, ICMP, may remain tripped for several cycles and force the external top MOSFET to stay off for the same number of cycles (i.e., skipping pulses). The inductor current is not allowed to reverse (discontinuous operation). This mode, like forced continuous operation, exhibits low output ripple as well as low noise and reduced RF interference as compared to Burst Mode operation. It provides higher low current efficiency than forced continuous mode, but not nearly as high as Burst Mode operation.

LOW VOLTAGE REGULATORS

Low Voltage Buck Switching Regulator

The LTC3372 contains eight low voltage (LV) monolithic 1A synchronous buck switching power stages. Each power stage contains an integrated PMOS top-side switch and a NMOS bottom-side switch. The eight power stages are controlled by up to four constant frequency peak current mode controllers. All of the switching regulators are internally compensated and need only external feedback resistors to set their output voltages.

Each LV buck switching regulator can operate with an independent input voltage and has its own FB and EN pins to maximize flexibility. The enable pins have two different enable thresholds that depend on the operating state of the other LV regulators. When all of the LV regulators are disabled, the EN pin threshold is 0.73V . Once any LV regulator is enabled, the EN pin thresholds of the remaining LV regulators are set to a precision internalreference-based 400mV. This precision EN threshold may It typically takes 1ms for the internal bias circuits (including $INTV_{CC}$) to be ready after the first time RUN or any EN pin rises above 0.73V. All regulators are disabled during internal circuit start-up time. When a LV regulator is enabled there is an additional 150μs delay before the soft start ramp begins. All LV regulators have soft start and forward and reverse current limiting to control inrush current during start-up and to provide short-circuit protection in normal operation.

The LV buck switching regulators are phased in 90° steps to reduce noise and input ripple. The phase step determines the fixed edge of the switching sequence, which is when the PMOS turns on. The PMOS off (NMOS on) phase is subject to the duty cycle demanded by the regulator. Buck 1 is set to 0°, Buck 2 is set to 90°, Buck 3 is set to 270°, and Buck 4 is set to 180°. In shutdown all SW nodes are high impedance. The buck regulator enable pins may be tied to V_{OUT} voltages through a resistor divider, to program power-up sequencing.

LV Buck Regulators with Combined Power Stages

Up to four adjacent LV buck regulators may be combined in a master-slave configuration by setting the configuration via the C1, C2, and C3 pins. These pins should either be tied to ground or pin strapped to $INTV_{CC}$ in accordance with the desired configuration code ([Table 1\)](#page-20-1). Any combined SW pins must be tied together, as must any of the combined V_{IN} pins. EN1 and FB1 are utilized by Buck 1, EN2 and FB2 by Buck 2, EN3 and FB3 by Buck 3, and EN4 and FB4 by Buck 4. If any buck is not used or is not available in the desired configuration, then the associated FB and EN pins must be tied to ground.

Any available combination of 2, 3, or 4 adjacent buck regulators serves to provide up to either 2A, 3A, or 4A of average output load current. For example, code 110 (C3C2C1) configures Buck 1 to operate as a 4A regulator through $V_{\text{INA-H}}$ /SWA-H pairs A, B, C, and D, while Buck 2 is disabled, Buck 3 operates as a 1A regulator through $V_{\text{INA-H}}$ /SWA-H pair E, and Buck 4 operates as a 3A regulator through $V_{\text{INA-H}}/SWA-H$ pairs F, G, and H.

Table 1. Master Slave Program Combinations (Each Letter Corresponds to a Low Voltage Power Stage)

Power Failure Reporting via RST Pin

Power failure conditions of all LV buck regulators are reported by the single RST pin. Each LV regulator has an internal power good signal. If LV Buck 1 output voltage falls below 98%, or any of the Buck 2-4 outputs falls below 95%, of its programmed value, or if any LV regulator's output rises above 107.5% of its programmed value, its internal power good signal is pulled low. If any internal power good signal stays low for greater than 100μs, then the RST pin is pulled low. The RST low signal indicates to a microprocessor that a power failure fault has occurred. The 100μs filter time prevents a false fault indication low due to a output/load transient.

The internal power good comparators have hysteresis, so the regulated output voltage of an enabled regulator has to move back into the power good window by more than the hysteresis for its power good signal to transition high. Once all enabled LV regulator outputs are power good for 202ms (typical, $C_T = 10nF$), the \overline{RST} output goes high impedance (pulled high by external resistor/current). If all LV buck regulators are disabled, $\overline{\text{RST}}$ pulls low.

Temperature Monitoring and Overtemperature Protection

To prevent thermal damage to the IC and its surrounding components, the LV regulators have an overtemperature (OT) function. When the LTC3372 die temperature reaches 170°C (typical) all LV buck switching regulators are shut down and remain in shutdown until the die temperature falls to 160°C (typical).

The temperature may be read back by the user by sampling the TEMP pin analog voltage. The temperature, T, indicated by the TEMP pin voltage is given by:

$$
T = \frac{V_{\text{TEMP}} - 45 \text{mV}}{7 \text{mV}} \cdot 1 \text{°C}
$$

To reduce quiescent current (I_Q) , if all the LV buck regulators are shut down, the temperature monitor also shuts down and the TEMP pin becomes high impedance. The temperature monitor can be disabled by tying the TEMP pin to $INTV_{CC}$ to save I_Q .

Programming the Operating Frequency

Selection of the operating frequency is a trade-off between efficiency and component size. High frequency operation allows the use of smaller inductor and capacitor values. Operation at lower frequencies improves efficiency by reducing internal gate charge losses but requires larger inductance values and/or capacitance to maintain low output voltage ripple.

The frequency of the internal oscillator (system clock) is determined by an external resistor that is connected between the RT pin and ground. The operating frequency can be calculated using the following equation:

$$
t_{\text{OSC}} = \frac{8 \cdot 10^{11} \cdot \Omega \text{Hz}}{R_{\text{T}}}
$$

The oscillator is designed to function with operating frequencies between 1MHz and 3MHz, it has safety clamps that prevent the oscillator from running faster than 4MHz (typical) or slower than 250kHz (typical). Tying the RT pin to $INTV_{CC}$ sets the oscillator to the default internal operating frequency of 2MHz (typical).

The internal oscillator can be synchronized through an internal PLL circuit to an external frequency by applying a square wave clock signal to the PLL/MODE pin. During synchronization, the top MOSFET turn-on of LV buck regulator 1 is phase-locked to the rising edge of the external frequency source. All other LV regulators are locked to the appropriate phase of the external frequency source.

The synchronization frequency range is 1MHz to 3MHz. A synchronization signal on the PLL/MODE pin will force all low voltage (LV) active buck switching regulators to operate in forced continuous mode PWM.

The LV regulators switch directly off the internal oscillator in 90-degree phase increments. The LTC3372 HV controller switches at one-sixth (1/6) of the internal oscillator frequency with a range of between 166kHz to 500kHz.

Windowed Watchdog Timer

A standard watchdog function is used to ensure that the system is in a valid state by continuously monitoring the microprocessor's activity. The microprocessor must toggle the logic state of the WDI pin periodically in order to clear the watchdog timer. The WDI pin reset is read only on a WDI falling edge, such that a single reset signal may be asserted by pulsing the WDI pin for a time greater than the minimum pulse width. If timeout occurs, a WDO low is asserted for the reset timeout period, issuing a system reset. Once the reset timeout completes, WDO is released to go high and the watchdog timer starts again.

During power-up, the watchdog timer initiates in the timeout state with WDO asserted low. As soon as the reset timer times out, WDO goes high and the watchdog timer is started.

A windowed watchdog function is implemented by adding a lower boundary condition to the standard watchdog function. If the WDI input receives a falling edge prior to the watchdog lower boundary, the part considers this a watchdog failure, and asserts WDO low (releasing again after the reset timeout period as described above). This will again be followed by another lower boundary time period.

The watchdog timer shuts down when RUN and EN1-4 are off (all HV and LV regulators are shut down). Tying the CT pin to $INTV_{CC}$ disables the watchdog timer regardless of the RUN and EN1-4 pins (HV and LV regulators either on or off).

Choosing the CT Capacitor

The watchdog timeout period is adjustable and can be optimized for software execution. The watchdog timeout period is adjusted by connecting a capacitor between CT and ground. Given a specified watchdog timeout period, the capacitor is determined by:

 $C_T = t_{WDD} \cdot 49.39$ [nF/s]

For example, using a standard capacitor value of 10nF gives a 202ms watchdog timeout period. Further, the other watchdog timing periods scale with t_{WDO} . The watchdog lower boundary time (t_{WDL}) scales as precisely 1/4 of t_{WDO} , the watchdog upper boundary time following the previous WDI pulse scales as eight times that of t_{WDD} , and the watchdog upper boundary time following a watchdog timeout scales as 64 times that of t_{WDO} . Finally the RST assertion delay will scale to the same time as t_{WDO} .

These timing periods are illustrated in [Figure 1.](#page-21-0) Each WDO low period is equal to the time period t_2-t_1 (202ms for a 10nF C_T capacitor, typical). If a WDI falling edge occurs before the watchdog lower boundary, indicated by t_3-t_2 (50.6ms for a 10nF C_T capacitor, typical), then another watchdog timeout period occurs. If a WDI falling edge occurs after the watchdog lower boundary (t_4) , then the watchdog counter resets, beginning with another watchdog lower boundary period. In the case where a WDI low transition is not detected by the specified time another watchdog timeout period is initiated. This time is indicated by t_5-t_4 (1.62s for a 10nF C_T capacitor, typical). If a WDI low transition is not detected within the specified time following a watchdog timeout period, then another watchdog timeout period is initiated. This time is indicated by t $_{7}$ -t $_{6}$ (12.9s for a 10nF C_T capacitor, typical).

Figure 1. WDO Timing Parameters

HIGH VOLTAGE BUCK CONTROLLER

The Typical Application on the first page is a basic application circuit. The HV controller inductor current sensing can be configured to use either DCR (inductor resistance) or a low value sense resistor. The choice between the two current sensing schemes is largely a design trade-off between cost, power consumption and accuracy. DCR sensing has become popular because it saves expensive current sensing resistors and is more power efficient, especially in high current applications. However, current sensing resistors provide the most accurate current limits for the controller. Other external component selection is driven by the load requirement, and begins with the selection of R_{SENSE} (if R_{SENSE} is used) and inductor value. Next, the power MOSFETs. Finally, input and output capacitors are selected.

Current Sense Pins (SENSE⁺ and SENSE–)

The SENSE⁺ and SENSE⁻ pins are the inputs to the current comparators. The common mode voltage range on these pins is 0V to 6V (abs max), allowing margin for tolerances and transients for the HV regulator's regulated 5V or 3.3V output.

The SENSE⁺ pin is high impedance over the full common mode range, drawing at most $\pm 1 \mu$ A. This high impedance allows the current comparators to be used in inductor DCR sensing.

Connect the SENSE⁻ pin directly to the sense point at the V_{OUT} side of the inductor (in DCR sensing) or the current sense resistor (R_{SENSE}), without adding any resistor in series. The impedance of the SENSE⁻pin changes depending on its voltage. When SENSE⁻ is less than $\text{INTV}_{\text{CC}} - 0.5 \text{V}$, a small current of less than 1μA flows out of the pin. As ${\sf SENSE^-}$ approaches INTV $_{\sf CC}$, the current transitions higher to close to 1mA.

Filter components mutual to the sense lines should be placed close to the IC, and the sense lines should run close together to a Kelvin connection underneath the current sense element (shown in [Figure 2](#page-22-2)). Sensing current elsewhere can effectively add parasitic inductance and capacitance to the current sense element, degrading the information at the sense terminals and making the

programmed current limit unpredictable. If inductor DCR sensing is used ([Figure 3b](#page-22-3)), resistor R1 should be placed close to the switching node, to prevent noise from coupling into sensitive small-signal nodes.

(3a) Using a Resistor to Sense Current

Figure 3. Current Sensing Methods

Rev. A

Resistor Current Sensing

A typical sensing circuit using a discrete resistor is shown in Figure 3a. R_{SENSE} is chosen based on the required output current.

This LTC3372's current comparator has a fixed maximum current limit threshold of 75mV (typical). The current comparator threshold voltage sets the peak of the inductor current, yielding a maximum average output current, I_{MAX}, equal to the peak value less half the peak-to-peak ripple current, ΔI_L . To calculate the sense resistor value, use the equation:

$$
R_{\text{SENSE}} = \frac{V_{\text{SENSE}(\text{MAX})}}{I_{\text{MAX}} + \frac{\Delta I_L}{2}}
$$

To ensure that the application will deliver full load current over the full operating temperature range, choose the minimum value (68mV) for the Maximum Current Sense Threshold (V_{SENSE(MAX)}) in the [Electrical Characteristics](#page-3-1) table.

When using the controller in very low dropout conditions, the maximum output current level will be reduced due to the internal compensation required to meet stability criterion for buck regulators operating at greater than 50% duty factor. The maximum current sense threshold vs duty cycle curve is provided in the [Typical Performance](#page-7-1) [Characteristics](#page-7-1) section to estimate this reduction in peak inductor current depending upon the operating duty factor.

Inductor DCR Current Sensing

For applications requiring the highest possible efficiency at high load currents, the LTC3372's HV controller is capable of sensing the voltage drop across the inductor DCR, as shown in [Figure 3b](#page-22-3). The DCR of the inductor represents the small amount of DC resistance of the copper wire, which can be less than 1m Ω for today's low value, high current inductors. In a high current application requiring such an inductor, power loss through a sense resistor would cost several points of efficiency compared to inductor DCR sensing.

If the external (R1||R2) • C1 time constant is chosen to be exactly equal to the L/DCR time constant, the voltage drop across the external capacitor is equal to the drop across the inductor DCR multiplied by R2/(R1 + R2). R2 scales the voltage across the sense terminals for applications where the DCR is greater than the target sense resistor value. To properly dimension the external filter components, the DCR of the inductor must be known. It can be measured using a good RLC meter, but the DCR tolerance is not always the same and varies with temperature; consult the manufacturers' data sheets for detailed information.

Using the inductor ripple current value from the [Inductor](#page-24-0) [Value Calculation](#page-24-0) section, the target sense resistor value is:

$$
R_{\text{SENSE}(EQUIV)} = \frac{V_{\text{SENSE}(MAX)}}{I_{MAX} + \frac{\Delta I_L}{2}}
$$

To ensure that the application will deliver full load current over the full operating temperature range, choose the minimum value (68mV) for the Maximum Current Sense Threshold $(V_{SENSE(MAX)})$ in the [Electrical Characteristics](#page-3-1) table.

Next, determine the DCR of the inductor. When provided, use the manufacturer's maximum value, usually given at 20°C. Increase this value to account for the temperature coefficient of copper resistance, which is approximately 0.4%/°C. A conservative value for $T_{L(MAX)}$ is 100°C.

To scale the maximum inductor DCR to the desired sense resistor value, use the divider ratio (R_D) :

$$
R_D = \frac{R_{\text{SENSE(EQUIV)}}}{DCR_{\text{MAX}}} \text{ at } T_{L(\text{MAX})}
$$

C1 is usually selected to be in the range of 0.1μF to 0.47μF. This forces R1 || R2 to around 2k, reducing error that might have been caused by the SENSE⁺ pin's $\pm 1\mu$ A current.

The equivalent resistance R1 || R2 is scaled to the room temperature inductance and maximum DCR:

R1||R2 =
$$
\frac{L}{(DCR at 20°C) \cdot C1}
$$

The sense resistor values are:

$$
R1 = \frac{R1 || R2}{R_D}; R2 = \frac{R1 \cdot R_D}{1 - R_D}
$$

The maximum power loss in R1 is related to duty cycle, and will occur in continuous mode at the maximum input voltage:

$$
P_{LOSS} \text{R1} = \frac{(V_{IN(MAX)} - V_{OUT}) \cdot V_{OUT}}{R1}
$$

Ensure that R1 has a power rating higher than this value. If high efficiency is necessary at light loads, consider this power loss when deciding whether to use DCR sensing or sense resistors. Light load power loss can be modestly higher with a DCR network than with a sense resistor, due to the extra switching losses incurred through R1. However, DCR sensing eliminates a sense resistor, reduces conduction losses and provides higher efficiency at heavy loads. Peak efficiency is about the same with either method.

Inductor Value Calculation

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. So why would anyone ever choose to operate at lower frequencies with larger components? The answer is efficiency. A higher frequency generally results in lower efficiency because of MOSFET switching and gate charge losses. In addition to this basic trade-off, the effect of inductor value on ripple current and low current operation must also be considered.

The inductor value has a direct effect on ripple current. The $\mathop{\mathsf{inductor}}$ ripple current, $\Delta\mathsf{l}_\mathsf{L}$, decreases with higher inductance or higher frequency and increases with higher V_{IN} :

$$
\Delta I_L = \frac{1}{(f)(L)} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)
$$

Accepting larger values of ΔI_1 allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is $\Delta I_L = 0.3(I_{MAX})$. The maximum ΔI_L occurs at the maximum input voltage.

The inductor value also has secondary effects. The transition to Burst Mode operation begins when the average inductor current required results in a peak current below 25% of the current limit determined by R_{SENSE} . Lower inductor values (higher ΔI_L) will cause this to occur at lower load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to decrease.

Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or molypermalloy cores. Actual core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance value selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core loss and are preferred for high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates hard, which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

Power MOSFET and Schottky Diode (Optional) Selection

Two external power MOSFETs must be selected for the HV controller: one N-channel MOSFET for the top (main) switch, and one N-channel MOSFET for the bottom (synchronous) switch.

The peak-to-peak drive levels are set by the $INTV_{CC}$ voltage. This voltage is typically 5.1V during start-up (see V_{OUT} Pin Connection). Consequently, logic-level threshold MOSFETs must be used in most applications. Pay close attention to the BV_{DSS} specification for the MOSFETs as well.

Selection criteria for the power MOSFETs include the onresistance, $R_{DS(ON)}$, Miller capacitance, C_{MILLER} , input

Rev. A

voltage and maximum output current. Miller capacitance, $C_{\text{MII} \perp \text{FR}}$, can be approximated from the gate charge curve usually provided on the MOSFET manufacturers' data sheet. $C_{\text{MII IFR}}$ is equal to the increase in gate charge along the horizontal axis while the curve is approximately flat divided by the specified change in V_{DS} . This result is then multiplied by the ratio of the application applied V_{DS} to the gate charge curve specified V_{DS} . When the IC is operating in continuous mode the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle = $\frac{V_{OUT}}{V}$ V_{IN} Synchronous Switch Duty Cycle = $\frac{V_{IN} - V_{OUT}}{V_{IV}}$ V_{IN}

The MOSFET power dissipations at maximum output current are given by:

$$
P_{\text{MAIN}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} (I_{\text{MAX}})^{2} (1+\delta) R_{\text{DS(ON)}} +
$$

$$
(V_{\text{IN}})^{2} \left(\frac{I_{\text{MAX}}}{2}\right) (R_{\text{DR}}) (C_{\text{MILLER}}) \bullet
$$

$$
\left[\frac{1}{V_{\text{INTVCC}} - V_{\text{THMIN}}} + \frac{1}{V_{\text{THMIN}}} \right] (f)
$$

$$
P_{\text{SYNC}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{V_{\text{IN}}} (I_{\text{MAX}})^{2} (1+\delta) R_{\text{DS(ON)}}
$$

where δ is the temperature dependency of $R_{DS(ON)}$ and R_{DR} (approximately 2 Ω) is the effective driver resistance at the MOSFET's Miller threshold voltage. V_{THMIN} is the typical MOSFET minimum threshold voltage.

Both MOSFETs have I2R losses while the topside N-channel equation includes an additional term for transition losses, which are highest at high input voltages. For $V_{IN} < 20V$ the high current efficiency generally improves with larger MOSFETs, while for V_{IN} > 20V the transition losses rapidly increase to the point that the use of a higher $R_{DS(ON)}$ device with lower C_{MILLER} actually provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage when the top switch duty factor is low or during a short-circuit when the synchronous switch is on close to 100% of the period.

The term $(1 + \delta)$ is generally given for a MOSFET in the form of a normalized $R_{DS(ON)}$ vs Temperature curve, but δ = 0.005/°C can be used as an approximation for low voltage MOSFETs.

A Schottky diode can be placed in parallel with the bottom MOSFET to conduct during the dead-time between the conduction of the two power MOSFETs. This prevents the body diode of the bottom MOSFET from turning on, storing charge during the dead-time and requiring a reverse recovery period that could cost as much as 3% in efficiency at high V_{IN} . A 1A to 3A Schottky is generally a good compromise for both regions of operation due to the relatively small average current. Larger diodes result in additional transition losses due to their larger junction capacitance.

Another consideration is the losses due to the gate charge of the MOSFETs. Each cycle, the bottom FET gate driver draws a pulse of current from the INTV_{CC} pin when turning on the bottom FET gate. Another pulse of current is drawn by the boost capacitor as the bottom FET turns on. This energy is used by the floating high side driver to turn on the top MOSFET. The INTV $_{\rm CC}$ decoupling capacitor smooths the current flowing through the LDO. The resulting DC current can be estimated as:

 $I_{GO} = f(Q_{GT} + Q_{GB})$

The LDO losses will then become:

 $P_{\text{LDO}} = (V_{\text{IN}} - V_{\text{INTVCC}}) \cdot I_{\text{GO}}$

To avoid the LDO losses, program V_{OUT} for 5V with the VOUTPRG pin. With this setting, the $INTV_{CC}$ LDO is shut down and the INTV_{CC} pin is tied to V_{OUT} with an internal switch. This will provide significant power loss reductions for high input voltages.

The losses in the gate driver are also affected by the MOSFET gate charge. A conservative estimate of the these losses is:

 $P_{GATE-DBIVE} = I_{GO} \cdot V_{INTVCC}$

C_{IN} and C_{OUIT} Selection

The selection of C_{IN} is usually based off the worst-case RMS input current. The highest $(V_{OUT})(I_{OUT})$ product needs to be used in the formula to determine the maximum RMS capacitor current requirement.

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle $(V_{\text{OUT}})/(V_{\text{IN}})$. To prevent large voltage transients, a low ESR capacitor sized for the

maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
C_{IN} \text{ Required } I_{RMS} \approx \frac{I_{MAX}}{V_{IN}} \big[(V_{OUT}) (V_{IN} - V_{OUT}) \big]^{1/2}
$$

This formula has a maximum at $V_{IN} = 2V_{OUIT}$, where I_{RMS} $= I_{\text{OUT}}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturers' ripple current ratings are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than size or height requirements in the design. Due to the high operating frequency, ceramic capacitors can also be used for CIN. Always consult the manufacturer if there is any question.

A small (0.1µF to 1µF) bypass capacitor between the chip V_{IN} pin and ground, placed close to the IC, is also suggested. A small (<10 Ω) resistor placed between C_{IN} (C1) and the V_{IN} pin provides further isolation.

The selection of C_{OUT} is driven by the effective series resistance (ESR). Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering. The output ripple (V_{OUT}) is approximated by:

$$
\Delta V_{\text{OUT}} \approx \Delta I_{L} \left(\text{ESR} + \frac{1}{8 \cdot \text{f} \cdot C_{\text{OUT}}} \right)
$$

where f is the operating frequency, C_{OUT} is the output capacitance and ΔI_L is the ripple current in the inductor. The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage.

Setting Output Voltage (HV Controller)

The HV controller output voltage is set by the V_{OIITPRG} pin through an internal resistor voltage divider. When the V_{OUTPRG} pin is tied to INTV_{CC}, the output voltage is regulated to 5V. When tied to ground, the output voltage is regulated to 3.3V.

RUN Pin

The HV controller is enabled using the RUN pin. It has a rising threshold of 1.2V with 50mV of hysteresis. Pulling the RUN pin below 1.15V shuts down the main control loop. Pulling it below 0.7V disables the controller and most internal circuits, including the $INTV_{CC}$ LDOs.

Releasing the RUN pin allows a 0.5μA internal current to pull up the pin to enable the controller. The RUN pin may be externally pulled up to up to 60V (65V Abs Max).

The RUN pin can be implemented as a UVLO by connecting it to the output of an external resistor divider network off V_{IN} , as shown in [Figure 4](#page-26-0).

The rising and falling UVLO thresholds are calculated using the RUN pin thresholds:

$$
V_{UVLO(RISING)} = 1.2V \left(1 + \frac{R_B}{R_A}\right)
$$

$$
V_{UVLO(FALLING)} = 1.15V \left(1 + \frac{R_B}{R_A}\right)
$$

The resistor values should be carefully chosen such that the absolute maximum ratings of the RUN pin do not get violated over the entire V_{IN} voltage range.

Figure 4. Using the RUN Pin as a UVLO

Tracking and Soft-Start (TRACK/SS Pin)

The start-up of V_{OUT} is controlled by the voltage on the TRACK/SS pin. When the voltage on the TRACK/SS pin is less than the internal 1.2V reference, it regulates the internal V_{FR} voltage to the voltage on the TRACK/SS pin instead of 1.2V. The TRACK/SS pin can be used to program an external soft-start function or to allow V_{OUT} to track another supply during start-up.

Soft-start is enabled by simply connecting a capacitor from the TRACK/SS pin to ground, as shown in [Figure 5](#page-27-0). An internal 10uA current source charges the capacitor. providing a linear ramping voltage at the TRACK/SS pin. The HV controller will regulate the V_{FB} (and hence V_{OUT}) according to the voltage on the TRACK/SS pin, allowing V_{OUT}/EXTV_{CC} to rise smoothly from 0V to its final regulated value. The total soft-start time will be approximately:

$$
t_{SS} = C_{SS} \cdot \frac{1.2V}{10\mu A}
$$

Alternatively, the TRACK/SS pin can be used to track another supply during start-up, as shown qualitatively in Figures 6a and 6b. To do this, a resistor divider should be connected from the master supply (V_X) to the TRACK/SS pin of the slave supply (V_{OUT} /EXTV_{CC}) as shown in [Figure 7.](#page-27-1) During start-up $V_{\text{OUT}}/EXTV_{\text{CC}}$ will track V_{X} according to the ratio set by the resistor divider:

$$
\frac{V_X}{V_{OUT}} = \frac{1.2V}{V_{OUT(REG)}} \cdot \frac{R_{TRACKA} + R_{TRACKB}}{R_{TRACKA}}
$$

 $V_{\text{OUT(REG)}}$ is the programmed output regulation voltage. If the V_{OUTPRG} pin it tied to INTV_{CC} pin, $V_{\text{OUT(REG)}} = 5V$. If the V_{OUTPRG} pin is tied to ground, V_{OUT(REG)} = 3.3V.

INTV_{CC} Regulation

 $INTV_{CC}$ powers the gate drivers and much of the internal circuitry. Power to the $INTV_{CC}$ pin is supplied either from the V_{IN} pin through an internal low dropout linear regulator (LDO), or from the $V_{\text{OUT}}/EXTV_{\text{CC}}$ pin through an internal switch, depending on the voltage at $V_{\text{OUT}}/E\times TV_{\text{CC}}$. The V_{IN} LDO regulates INTV_{CC} to 5.1V. The INTV_{CC} can supply a peak current of at least 50mA and must be bypassed to ground with a minimum of 4.7μF ceramic capacitor. Good

Figure 5. Using the TRACK/SS Pin to Program Soft-Start

(6b) Ratiometric Tracking

Figure 7. Using the TRACK/SS Pin for Tracking

bypassing is needed to supply the high transient currents required by the MOSFET gate drivers and to prevent interaction between the channels.

The INTV_{CC} load current (I_{INTVCC}) is dominated by the gate charge current and may be supplied by either the V_{IN} LDO or the $V_{OUT}/EXTV_{CC}$ pin. The gate charge current is dependent on operating frequency and NMOS size as discussed in the [Efficiency Considerations](#page-29-0) section.

When the $V_{\text{OUT}}/EXTV_{\text{CC}}$ regulation is set to 3.3V, the V_{IN} LDO is always enabled as the voltage on the $V_{\text{OUT}}/EXTV_{\text{CC}}$ pin is never above the 4.7V threshold. Power dissipation for the IC in this case is highest and is equal to $V_{IN} \cdot I_{INTVCC}$.

High input voltage applications in which large power MOSFETs are being driven at high frequencies may cause the maximum junction temperature rating for the IC to be exceeded. For example, a 30mA INTV $_{\text{CC}}$ current from a 48V input supply will result in a junction temperature $\left(T_\mathsf{J}\right)$ increase (rise) of:

 Δ T $_{\textrm{J}}$ = (30mA)(48V)(34°C/W for QFN) = 48°C

The power dissipation due to I_{INTVCC} from V_{IN} should be checked at the maximum V_{IN} of the application operating in forced continuous mode.

When the V_{OUT} regulation is set to 5V and V_{OUT} rises above 4.7V, INTV_{CC} is connected to V_{OUT} through an internal switch. Significant efficiency and thermal gains can be realized by powering $INTV_{CC}$ from the output, since the input supply current resulting from $INTV_{CC}$ current is scaled by a factor of $(V_{\text{OUT}}/V_{\text{IN}})/(efficiency)$. In this case, power dissipation in the LTC3372 due to the $INTV_{CC}$ current is $\mathsf{V}_{\mathsf{INTVCC}}\bullet\mathsf{I}_{\mathsf{INTVCC}}$, and the junction temperature $(\mathsf{T}_{\mathsf{J}})$ increase (rise) of:

 Δ T $_{\rm J}$ = (30mA)(5V)(34°C/W for QFN) = 5°C

The LTC3372 junction temperature $\texttt(T_{\texttt{J}})$ can be estimated from ambient temperature (T_A) and total power dissipation (P_D) using the equations given in Note 2 of the [Electrical](#page-3-1) [Characteristics](#page-3-1). To prevent the maximum junction temperature from being exceeded, all power dissipations from the HV controller's INTV $_{\rm CC}$ current and the LV buck power stages must be considered.

Topside MOSFET Driver Supply (CB, DB)

An external bootstrap capacitor, C_{B} , connected to the BOOST pin supplies the gate drive voltage for the topside MOSFET. Capacitor C_B in the [Block Diagram](#page-16-1) is charged though external diode D_B from INTV_{CC} when the SW pin is low. When the topside MOSFET is to be turned on, the driver places the C_R voltage across the gate-source of the MOSFET. This enhances the top MOSFET switch and turns it on. The switch node voltage, SW, rises to V_{IN} and the BOOST pin follows. With the topside MOSFET on, the boost voltage is above the input supply: $V_{\text{BOOST}} = V_{\text{IN}} +$ V_{INTVCC} . The value of the boost capacitor, C_{B} , needs to be 100 times that of the total input capacitance of the topside MOSFET(s). The reverse breakdown of the external Schottky diode must be greater than $V_{IN(MAX)}$.

Fault Conditions: Current Limit and Current Foldback

The HV controller includes current foldback to help limit load current when the output is shorted to ground. If the output voltage falls below 70% of its nominal output level, then the maximum sense voltage is progressively lowered from 100% to 45% of its maximum selected value. Under short-circuit conditions with very low duty cycles, cycle skipping will begin in order to limit the short-circuit current. In this situation the bottom MOSFET will be dissipating most of the power. The short-circuit ripple current is determined by the minimum on-time, $t_{ON(MIN)}$ (see [Electrical](#page-3-1) [Characteristics](#page-3-1)), the input voltage and inductor value:

$$
\Delta I_{L(SC)} = t_{ON(MIN)} \left(\frac{V_{IN}}{L} \right)
$$

The resulting average short-circuit current is:

$$
I_{SC} = 45\% \cdot I_{LIM(MAX)} - \frac{1}{2} \Delta I_{L(SC)}
$$

Fault Conditions: Overvoltage Protection (Crowbar)

The overvoltage crowbar is designed to blow a system input fuse when the output voltage of the regulator rises much higher than nominal levels. The crowbar causes huge currents to flow, that blow the fuse to protect against a shorted top MOSFET if the short occurs while the controller is operating.

Both the $\rm V_{OUT}$ and SENSE[–] pins are monitored for overvoltage conditions. An overvoltage condition is detected when either pin is 7.5% above the nominal output voltage. When this condition is sensed, the top MOSFET is turned off and the bottom MOSFET is turned on until the overvoltage condition is cleared. The bottom MOSFET remains on continuously for as long as the overvoltage condition persists; if V_{OUT} returns to a safe level, normal operation automatically resumes.

A shorted top MOSFET will result in a high current condition which will open the system fuse. The switching regulator will regulate properly with a leaky top MOSFET by altering the duty cycle to accommodate the leakage.

Minimum On-Time Considerations

The minimum on-time, $t_{ON(MIN)}$, is the smallest time duration that the HV controller is capable of turning on the top MOSFET. It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that:

$$
\textbf{t}_{\textsf{ON}(\textsf{MIN})}<\frac{\textsf{V}_{\textsf{OUT}}}{\textsf{V}_{\textsf{IN}}(\textsf{f})}
$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the ripple voltage and current will increase.

The minimum on-time of top FET is typically 60ns. However, as the peak sense voltage decreases the minimum on-time gradually increases. This is of particular concern in forced continuous applications with low ripple current at light loads. If the duty cycle drops below the minimum on-time limit in this situation, a significant amount of cycle skipping can occur with correspondingly larger current and voltage ripple.

Efficiency Considerations

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

%Efficiency = $100\% - (L1 + L2 + L3 + ...)$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in HV regulator: 1) IC V_{IN} current, 2) INTV_{CC} regulator current, 3) 1^2R losses, 4) topside MOSFET transition losses.

- 1. The V_{IN} current is the DC supply current given in the Electrical Characteristics table, which excludes MOS-FET driver and control currents. V_{IN} current typically results in a small $(0.1%) loss.$
- 2. INTV $_{\text{CC}}$ current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge, dQ, moves from INTV $_{\text{CC}}$ to ground. The resulting dQ/dt is a current out of $INTV_{CC}$ that is typically much larger than the control circuit current. In continuous mode, $I_{GATFCHG} = f(Q_T + Q_B)$, where Q_T and Q_B are the gate charges of the topside and bottom side MOSFETs.

In applications when V_{OUT} /EXTV_{CC} is set to 5V, INTV_{CC} is supplied through $V_{\text{OUT}}/EXTV_{\text{CC}}$. This scales the V_{IN} current required for the driver and control circuits by a factor of (Duty Cycle)/(Efficiency). For example, in a 20V to 5V application, 10mA of INTV $_{\rm CC}$ current results in approximately 2.5mA of V_{IN} current. This reduces the midcurrent loss from 10% or more (if the driver was powered directly from V_{IN}) to only a few percent.

3. I2R losses are predicted from the DC resistances of the fuse (if used), MOSFET, inductor, current sense resistor and input and output capacitor ESR. In continuous mode the average output current flows through L and R_{SENSE}, but is chopped between the topside MOSFET and the synchronous MOSFET. If the two MOSFETs have approximately the same $R_{DS(ON)}$, then the resistance of one MOSFET can simply be summed with the resistances of L, R_{SFNSF} and ESR to obtain I2R

losses. For example, if each $R_{DS(ON)} = 30 \text{m}\Omega$, $R_L =$ 50mΩ, R_{SENSE}= 10mΩ and R_{ESR} = 40mΩ (sum of both input and output capacitance losses), then the total resistance is 130mΩ. This results in losses ranging from 3% to 13% as the output current increases from 1A to 5A for a 5V output, or a 4% to 20% loss for a 3.3V output. Efficiency varies as the inverse square of V_{OUT} for the same external components and output power level. The combined effects of increasingly lower output voltages and higher currents required by high performance digital systems is not doubling but quadrupling the importance of loss terms in the switching regulator system!

4. Transition losses apply only to the topside MOSFET(s), and become significant only when operating at high input voltages (typically 15V or greater). Transition losses can be estimated from:

Transition Loss = $(1.7) \cdot V_{IN} \cdot 2 \cdot I_{O(MAX)} \cdot C_{BSS} \cdot f$

 Other hidden losses such as copper trace and internal battery resistances can account for an additional 5% to 10% efficiency degradation in portable systems. It is very important to include these system level losses during the design phase. The internal battery and fuse resistance losses can be minimized by making sure that C_{IN} has adequate charge storage and very low ESR at the switching frequency. A 25W supply will typically require a minimum of 20μF to 40μF of capacitance having a maximum of 20m Ω to 50m Ω of ESR. Other losses including body diode conduction losses during dead-time and inductor core losses generally account for less than 2% total additional loss.

Checking Transient Response

The regulator loop response can be checked by looking at the load current transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs, V_{OUT} shifts by an amount equal to ∆I_{LOAD} (ESR), where ESR is the effective series resistance of C_{OUT} . ΔI_{LOAD} also begins to charge or discharge C_{OUT} generating the feedback error signal that forces the regulator to adapt to the current change and return V_{OUT} to its steady-state value. During this recovery time V_{OUT} can be monitored for excessive overshoot or

ringing, which would indicate a stability problem. OPTI-LOOP compensation allows the transient response to be optimized over a wide range of output capacitance and ESR values. The availability of the ITH pin not only allows optimization of control loop behavior, but it also provides a DC coupled and AC filtered closed-loop response test point. The DC step, rise time and settling at this test point truly reflects the closed-loop response. Assuming a predominantly second order system, phase margin and/ or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin. The ITH external components in Typical Applications will provide an adequate starting point for most applications.

The ITH series RC-CC filter sets the dominant pole-zero loop compensation. The values can be modified slightly to optimize transient response once the final PC layout is done and the particular output capacitor type and value have been determined. The output capacitors need to be selected because the various types and values determine the loop gain and phase. An output current pulse of 20% to 80% of full-load current having a rise time of 1μs to 10μs will produce output voltage and ITH pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop.

Placing a power MOSFET directly across the output capacitor and driving the gate with an appropriate signal generator is a practical way to produce a realistic load step condition. The initial output voltage step resulting from the step change in output current may not be within the bandwidth of the feedback loop, so this signal cannot be used to determine phase margin. This is why it is better to look at the ITH pin signal which is in the feedback loop and is the filtered and compensated control loop response.

The gain of the loop will be increased by increasing RC and the bandwidth of the loop will be increased by decreasing CC. If RC is increased by the same factor that CC is decreased, the zero frequency will be kept the same, thereby keeping the phase shift the same in the most critical frequency range of the feedback loop. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance.

Rev. A

A second, more severe transient is caused by switching in loads with large (>1μF) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with C_{OUT} , causing a rapid drop in $V_{\text{OUT}}/EXTV_{\text{CC}}$. No regulator can alter its delivery of current quickly enough to prevent this sudden step change in output voltage if the load switch resistance is low and it is driven quickly. If the ratio of C_{LOAD} to C_{OUT} is greater than 1:50, the switch rise time should be controlled so that the load rise time is limited to approximately $25 \cdot C_{LOAD}$. Thus a 10µF capacitor would require a 250μs rise time, limiting the charging current to about 200mA.

Design Example

As a design example, assume V_{IN} = 12V (nominal), V_{IN} = 60V (max) for transient voltages, V_{OUT} = 3.3V, I_{MAX} = 10A, $V_{SENSE(MAX)}$ = 75mV and f = 333kHz. The inductance value is chosen first based on a 30% ripple current assumption. The highest value of ripple current occurs at the maximum input voltage. Tie the R_T pin to $INTV_{CC}$ (for better frequency accuracy over temperature, use an external $R_T = 400k$ to ground), generating 333kHz operation for LTC3372's HV controller (1/6 of f_{OSC} at 2MHz). The maximum ripple current is:

$$
\Delta I_{L} = \frac{V_{OUT}}{(f)(L)} \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)
$$

A 2.2μH inductor will produce 43% ripple current which is sufficiently close. The peak inductor current will be the maximum DC value plus one half the ripple current, or 12.1A. Increasing the ripple current will also help ensure that the minimum on-time of 60ns is not violated. The minimum on-time occurs at maximum V_{IN} :

$$
t_{ON(MIN)} = \frac{V_{OUT}}{V_{IN(MAX)}(f)} = \frac{3.3V}{60V(333kHz)} = 165ns
$$

The equivalent R_{SENSE} resistor value can be calculated by using the minimum value for the maximum current sense threshold (68mV):

$$
R_{\text{SENSE}} \leq \frac{68mV}{12.1A} \approx 5.6m\Omega
$$

Rounding down to the next standard value yields a sense resistor value of 5mΩ.

For a 3.3V/10A 333kHz converter operating with a nominal 12V input and a 60V surge rating, a reasonable MOSFET selection is:

 Top: RJK0651DPB RDS(ON) = 0.018Ω, QG = 15nC, CMILLER = 148pF, VTHMIN = 1.2V, VDSS = 60V Bottom: RJK0652DPB RDS(ON) = 0.009Ω, QG = 29nC, VDSS = 60V

At the nominal input voltage of 12V with T (estimated) = 50 \degree C, the losses become:

$$
PMAIN = \frac{3.3V}{12V} (10A)2 [1 + (0.005)(50°C – 25°C)](0.018Ω)
$$

+ (12V)² $\frac{10A}{2}$ (2Ω)(148pF) •

$$
[\frac{1}{5.1V - 1.2V} + \frac{1}{1.2V}] (333kHz)
$$

= 557mW + 77mW
= 643mW

$$
PSYNC = \frac{12V - 3.3V}{12V} (10A)2 •[1 + (0.005)(50°C – 25°C)](0.009Ω)
$$

= 734mW

Other losses include the gate drive and $INTV_{CC}$ LDO losses. These can be estimated from the gate charge and switching frequency:

$$
I_{GQ} = 333kHz (15nC + 29nC)
$$

= 14.7mA

$$
P_{LDO} = (12V - 5.1V) 14.7mA
$$

= 101mW

$$
P_{GATE_DRIVE} = 5.1V \cdot 14.7mA
$$

$$
P_{GATE_DRIVE} = 75mW
$$

APPLICATIONS INFORMATION **Low Voltage Buck Regulators**

With the input voltage at a sustained 60V and full load on the output, the estimated power losses in the main FET will be 2.0W and the LDO losses inside the chip will be 0.8W. Airflow will likely be required. A lower switching frequency will reduce these losses and setting V_{OUT} to 5V will avoid the LDO losses.

A short-circuit to ground will result in a folded back current of:

$$
I_{SC} = \frac{0.45(75mV)}{0.005\Omega} - \frac{1}{2} \left(\frac{60ns(22V)}{2.2\mu H} \right) = 6.6A
$$

with a maximum value of $R_{DS(ON)}$ and = $(0.005\degree C)(25\degree C)$ = 0.125. The resulting power dissipated in the bottom MOSFET is:

 $P_{SYNC} = (6.6A)^2(1.125)(0.009Ω)$ $= 441$ mW

which is less than under full-load conditions. C_{IN} is chosen for an RMS current rating of at least 5A at temperature assuming only this channel is on. C_{OUT} is chosen with an ESR of 0.01 Ω for low output ripple. The output ripple in continuous mode will be highest at the maximum input voltage. The output voltage ripple due to ESR is approximately:

 $V_{ORIPPI F} = R_{FSR}(\Delta I_L) = 0.1\Omega(4.3A) = 43mV_{P-P}$

LOW VOLTAGE BUCK REGULATORS

Output Voltage and Feedback Network

The output voltage of each LV buck switching regulators is programmed by a resistor divider connected from the switching regulator's output to its feedback pin and is given by $V_{\text{OUT}} = V_{\text{FB}}(1 + R2/R1)$ as shown in [Figure 8](#page-32-1). Typical values for R1 range from 40k to 1M. The buck

Figure 8. Feedback Components

regulator transient response may improve with an optional capacitor, C_{FF} , that helps cancel the pole created by the feedback resistors and the input capacitance of the FB pin. Experimentation with capacitor values between 2.2pF and 22pF may improve transient response.

Input and Output Decoupling Capacitor Selection

The LTC3372 buck regulators have individual input supply pins for each buck power stage. Each of these pins must be decoupled with low ESR capacitors to GND. These capacitors must be placed as close to the pins as possible. Ceramic dielectric capacitors are a good compromise between high dielectric constant and stability versus temperature and DC bias. Note that the capacitance of a capacitor deteriorates at higher DC bias. It is important to consult manufacturer data sheets and obtain the true capacitance of a capacitor at the DC bias voltage that it will be operated at. For this reason, avoid the use of Y5V dielectric capacitors. The X5R/X7R dielectric capacitors offer good overall performance.

Each low voltage input power supply voltage $V_{IN, A-H}$ Pins 5, 8, 9, 12, 25, 28, 29 and 32 all need to be de-coupled with at least 10μF capacitors. If power stages are combined the supplies should be shorted with as short of a trace as possible. Additionally, all LV buck regulator outputs should be bypassed with a capacitor to ground of at least 22µF for 1A, 47µF for 2A, 68µF for 3A and 100µF for 4A configurations.

Combined Buck Power Stages

The LTC3372 has eight power stages that can handle average load currents of 1A each. These power stages may be combined in any one of eight possible combinations, via the C1, C2, and C3 pins (see [Table 1](#page-20-1)). [Table 3,](#page-33-0) [Table 4,](#page-33-1) and [Table 5](#page-33-2) show recommended inductors for the combined power stage configurations.

For a 2A combined buck regulator, the input supply should be de-coupled with a 22μF capacitor while the output should be de-coupled with a 47μF capacitor. Similarly, for 3A and 4A configurations the input and output capacitance must be scaled up to account for the increased load.

APPLICATIONS INFORMATION **Low Voltage Buck Regulators**

Table 2. Recommended Inductors for 1A Buck Regulators

Table 3. Recommended Inductors for 2A Buck Regulators

Table 4. Recommended Inductors for 3A Buck Regulators

Table 5. Recommended Inductors for 4A Buck Regulators

APPLICATIONS INFORMATION

Efficiency can be increased by combining more power stages than are required to meet output current requirements. Conduction loss will decrease by adding power stages. The overall efficiency will improve provided the switching loss of the added power stage does not exceed the reduction in conduction loss. For example, a buck running at 900mA load may have a higher efficiency when two power stages are combined to make a 2A buck. In this example, the 900mA load is closer to the peak efficiency power of the 2A buck this it is for a 1A buck. In addition to efficiency concerns, combining additional power stages provides increased margin and transient capability. It is therefore a good idea to explore combining any unused power stages with active bucks in any given application. Otherwise, any unused buck regulator should have it's FB and EN pins tied to ground. The V_{IN} pin may be tied to ground and the SW pin can float.

PRINTED CIRCUIT BOARD PCB LAYOUT CONSIDERATIONS

PCB Layout Considerations for HV Regulator

1. The path formed by the top N-channel MOSFET, the bottom N-channel MOSFET, and the C_{INTVCC} capacitor should have short leads and (PCB) trace lengths. The output capacitor (–) terminals should be connected as close as possible to the (–) terminals of the input capacitor by placing the capacitor and kept away from the loop described above.

 For proper operation of the gate drivers, the BG and TG traces should maintain low impedance. The length of the BG and TG traces should be 1.0" or less and the number of via should be kept minimum.

- 2. Kelvin connect the V_{OUT} /EXTV_{CC} pin directly to the $(+)$ terminal of C_{OIII} , or where the regulation needs to be. The connection should not be along the high current input feeds from the input capacitor(s).
- 3. Route the SENSE⁻ and SENSE⁺ signals together with minimum PCB trace spacing. The filter capacitor between SENSE⁺ and SENSE⁻ should be as close as

possible to the IC. Ensure accurate current sensing with Kelvin connections at the current sense resistor. Don't connect the current sensing leads backwards! The output voltage may still be maintained but the current mode control will not be realized.

- 4. Place the INTV_{CC} decoupling capacitor close to the IC, between the $INTV_{CC}$ pin and power ground plane. This capacitor carries the MOSFET drivers' current peaks. A ceramic capacitor placed immediately next to the INTV $_{\text{CC}}$ pin can help improve noise performance substantially.
- 5. Kelvin connect the return of the ITH network to an isolated shape (ground copper "island") tied to the GND pad of the IC (refer to the ground copper "island(s)" discussed in the Ground Planes section).
- 6. Keep the SW, TG, and BOOST nodes away from sensitive control signals (I_{TH}, SENSE⁺, SENSE⁻, RT, etc.). These nodes have very large and fast moving signals and therefore should be kept on the output side of the HV regulator and occupy minimum PCB trace area.

Debugging HV Buck Controller on PCB

- 1. Probe and synchronize the oscilloscope to the switching nodes (SW, SWA-H pins). It is helpful to use an oscilloscope current probe to monitor the currents in the inductors.
- 2. Check for proper performance over the operating voltage and current range expected in the application. The frequency of operation should be maintained over the input voltage range down to near dropout and until the peak of inductor current drops below the low current operation threshold—typically 25% of the maximum designed current level in Burst Mode operation.

 In pulse-skipping mode, the frequency should maintain at even lower peak inductor current compared to Burst Mode until a pulse is skipped to maintain the regulation. The frequency in forced continuous mode should not change with load current.

APPLICATIONS INFORMATION

 The duty cycle percentage should be maintained from cycle to cycle in a well-designed, low noise PCB implementation.

- 3. Variation in the duty cycle at a subharmonic rate can suggest noise pickup at the current or voltage sensing inputs or inadequate loop compensation. Overcompensation of the loop can be used to tame a poor PCB layout if regulator bandwidth optimization is not required.
- 4. Reduce V_{IN} from its nominal level to verify operation of the regulator in dropout. Check the operation of the undervoltage lockout circuit by further lowering V_{IN} while monitoring the outputs to verify operation.
- 5. Investigate if any problems exist only at higher output currents or only at higher input voltages. If problems coincide with high input voltages and low output currents, look for capacitive coupling between the BOOST, SW, TG, and possibly BG connections and the sensitive voltage and current pins.

 If problems are encountered with high current output loading at lower input voltages, look for inductive coupling between C_{IN} , bottom MOSFET, and the top MOSFET components to the sensitive current and voltage sensing traces. In addition, investigate common ground path voltage pickup between these components and the exposed ground pad of the IC.

- 6. The capacitor placed across the current sensing pins needs to be placed immediately adjacent to the pins of the IC. This capacitor helps to minimize the effects of differential noise injection due to high frequency capacitive coupling.
- 7. If problems are encountered with high current output loading at lower input voltages, look for inductive coupling between C_{IN} , Schottky and the top MOSFET components to the sensitive current and voltage sensing traces. In addition, investigate common ground path voltage pickup between these components and the exposed ground pad of the IC.

PCB Layout Considerations for LV Regulators

- 1. Each of the $V_{\text{INA-H}}$ input supply pins should have a decoupling capacitor. The connections of the decoupling capacitors to their respective $V_{\text{INA-H}}$ pins should be kept as short as possible. The GND side of these capacitors should connect directly to the ground plane of the part. These capacitors provide the AC current to the internal power MOSFETs and their drivers. It is important to minimize inductance from these capacitors to the V_{IN} pins of the V_{INA-H} pins.
- 2. The switching power traces connecting SWA-H to the inductors should be minimized to reduce radiated EMI and parasitic coupling. Due to the fast voltage swing of the switching nodes, high input impedance sensitive nodes, such as the feedback nodes, should be shielded or kept far away from the switching nodes.
- 3. The return (GND side) of the switching regulators' output capacitors should be connected to the exposed pad (Pin 49, GND) of the IC through a ground plane. Minimize the trace length from the output capacitors to the inductor(s)/pin(s).
- 4. In a multiple power stage buck regulator application, the trace length of switch nodes to the inductor must be kept equal to ensure proper operation.
- 5. Kelvin connect the returns for RT, CT and the feedback dividers to an isolated shape (ground copper "island") tied to the GND pad of the IC.

Other PCB Layout Considerations

Care should be taken to minimize capacitance on the TEMP pin. If the TEMP voltage must drive more than ~30pF, then the pin should be isolated with a resistor placed close to the pin of a value between 10k and 100k. Keep in mind that any load on the isolation resistor will create a proportional error.

4.5V to 60V Input 3.3V/3A Output HV Buck Converter Plus Quad 1V/1.2V/1.8V/2.5V LV Regulators

6V to 60V Input 5V/10A Output HV Buck Converter Plus Quad 1.2V/3A, 1.8V/1A, 2.5V/1A, and 3.3V/3A LV Regulators

4.5V to 60V Input 3.3V/10A Output HV Buck Converter Plus Quad 1V/4A, 1.2V/1A, 1.8V/1A and 2.5V/2A LV Regulators

Rev. A

4.5V (3V Minimum After Start-Up) to 50V Input HV SEPIC Converter Feeding Dual 3.3V/4A LV Regulators

6V to 60V Input 5V/20A Output HV Buck Converter Plus Triple 3.3V/4A, 1.8V/1A and 1.2V/3A LV Regulators

Rev. A

PACKAGE DESCRIPTION

UK Package 48-Lead Plastic QFN (7mm × **7mm)**

2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
5. EXPOSED PAD. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT
5. EXPOSED PAD SHALL BE SOLDER P

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY

RELATED PARTS

