

ISL23511

Single Push Button Controlled Potentiometer (XDCP™) Low Noise, Low Power, 32 Taps, Push Button Controlled Potentiometer


FN6588  
Rev 2.00  
September 9, 2015

The Intersil ISL23511 is a three-terminal digitally-controlled potentiometer (XDCP) implemented by a resistor array composed of 31 resistive elements and a wiper switching network. The ISL23511 features a push button control, a shutdown mode, as well as an industry-leading  $\mu$ TQFN package.

The push button control has individual  $\overline{\text{PU}}$  and  $\overline{\text{PD}}$  inputs for adjusting the wiper. To eliminate redundancy, the wiper position will automatically increment or decrement if one of these inputs is held longer than 1s.

Forcing both  $\overline{\text{PU}}$  and  $\overline{\text{PD}}$  low for more than 2s activates shutdown mode. Shutdown mode disconnects the top of the resistor chain and moves the wiper to the lowest position, minimizing power consumption.

The three terminals accessing the resistor chain naturally configure the ISL23511 as a voltage divider. A rheostat is easily formed by floating an end terminal or connecting it to the wiper.



Features

- Solid-state volatile potentiometer
- Push button controlled
- Single or Auto increment/decrement
  - Fast Mode after 1s button press
- Shutdown Mode
- 32 wiper tap points
  - Zero scale wiper position on power-up
- Low power CMOS
  - $V_{CC} = 2.7V$  to  $5.5V$
  - Terminal voltage, 0 to  $V_{CC}$
  - Standby current,  $3\mu A$  max
- $R_{TOTAL}$  value =  $10k\Omega$ ,  $50k\Omega$
- Packages
  - 8 Ld SOIC and 10 Ld  $\mu$ TQFN (2.1mmx1.6mm)
- Pb-free (RoHS compliant)

Applications

- Volume Control
- LED/LCD Brightness Control
- Contrast Control
- Programming Bias Voltages
- Ladder Networks

Ordering Information



PART NUMBER	PART MARKING	$R_{TOTAL}$ (k $\Omega$ )	TEMP. RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL23511WFB8Z* (Note 1)	23511 WFBZ	10	-40 to +125	8 Ld SOIC	M8.15
ISL23511WFRU10Z-TK (Note 2) <b>(No longer available or supported)</b>	GA	10	-40 to +125	10 Ld $\mu$ TQFN	L10.2.1x1.6A

\*Add "-TK" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTES:

1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



**Pinouts**



**Pin Descriptions**

SOIC PIN	$\mu$ TQFN PIN	SYMBOL	BRIEF DESCRIPTION
1	1	$\overline{PU}$	The $\overline{PU}$ is a negative-edge triggered input with internal pull-up. Toggling $\overline{PU}$ will move the wiper close to $R_H$ terminal.
2	2	$\overline{PD}$	The $\overline{PD}$ is a negative-edge triggered input with internal pull-up. Toggling $\overline{PD}$ will move the wiper close to $R_L$ terminal.
3	3	$R_H$	The $R_H$ and $R_L$ pins of the ISL23511 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $V_{SS}$ and the maximum is $V_{CC}$ . The terminology of $R_H$ and $R_L$ references the relative position of the terminal in relation to wiper movement direction selected by the $\overline{PU}/\overline{PD}$ input.
4	4	$V_{SS}$	Ground
5	6	$R_W$	The $R_W$ pin is the wiper terminal of the potentiometer, which is equivalent to the movable terminal of a mechanical potentiometer.
6	7	$R_L$	The $R_H$ and $R_L$ pins of the ISL23511 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $V_{SS}$ and the maximum is $V_{CC}$ . The terminology of $R_H$ and $R_L$ references the relative position of the terminal in relation to wiper movement direction selected by the $\overline{PU}/\overline{PD}$ input.
7	5, 8, 10	NC	No connection
8	9	$V_{CC}$	Supply Voltage

**Block Diagrams**



**Absolute Maximum Ratings**

Storage Temperature	-65°C to +150°C
Voltage at PU and PD Pin with Respect to GND	-0.3V to $V_{CC} + 0.3$
$V_{CC}$	-0.3V to +6V
Voltage at any DCP Pin with Respect to GND	-0.3V to $V_{CC}$
$I_W$ (10s)	±6mA
Latchup	Class II, Level A @ +125°C
ESD Rating	
Human Body Model	3kV
Machine Model	250V

**Thermal Information**

Thermal Resistance (Typical, Note 3, 4)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
8 Lead SOIC	120	
10 Lead $\mu$ TQFN	150	48.3
Maximum Junction Temperature (Plastic Package)	+150°C	
Pb-free Reflow Profile	see link below	
	<a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a>	

**Recommended Operating Conditions**

Temperature Range (Extended Industrial)	-40°C to +125°C
$V_{CC}$	2.7V to 5.5V
Power Rating	15mW
Wiper Current	±3.0mA

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

- $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Potentiometer Specifications** Over recommended operating conditions, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 18)	TYP (Note 5)	MAX (Note 18)	UNIT
$R_{TOTAL}$	$R_H$ to $R_L$ Resistance	W option		10		k $\Omega$
		U option		50		k $\Omega$
	$R_H$ to $R_L$ Resistance Tolerance		-20		+20	%
		End-to-End Temperature Coefficient	W option		±80	
		U option		±125		ppm/°C (Note 16)
$R_W$	Wiper Resistance	$V_{CC} = 3.3V$ , wiper current $I_{RW} = V_{CC}/R_{TOTAL}$		130	400	$\Omega$
$V_{RH}, V_{RL}$	$V_{RH}$ and $V_{RL}$ Terminal Voltages	$V_{RH}$ and $V_{RL}$ to GND	0		$V_{CC}$	V
	Noise on Wiper Terminal	From 0Hz to 10MHz		-80		dBV
$C_H/C_L/C_W$ (Note 17)	Potentiometer Capacitance			10/10/25		pF
$I_{LkgDCP}$	Leakage on DCP Pins	Voltage at pin from GND to $V_{CC}$		0.05	0.4	$\mu$ A
<b>VOLTAGE DIVIDER MODE (0V @ <math>R_L</math>; <math>V_{CC}</math> @ <math>R_H</math>; measured at <math>R_W</math> unloaded)</b>						
INL (Note 10)	Integral Non-linearity		-1		1	LSB (Note 6)
DNL (Note 9)	Differential Non-linearity	Monotonic over all tap positions	-0.5		0.5	LSB (Note 6)
ZSerror (Note 7)	Zero-scale Error	W option	0	0.3	3	LSB (Note 6)
		U option	0	0.3	1	
FSerror (Note 8)	Full-scale Error	W option	-3	-0.3	0	LSB (Note 6)
		U option	-1	-0.3	0	
$TC_V$ (Note 11)	Ratiometric Temperature Coefficient	Wiper from 5 hex to 1F hex for W and U option		±25		ppm/°C
$f_{CUTOFF}$	3dB Cut-Off Frequency	Wiper at the middle scale, W option		500		kHz
		Wiper at the middle scale, U option		75		kHz
<b>RESISTOR MODE (Measurements between <math>R_W</math> and <math>R_L</math> with <math>R_H</math> not connected, or between <math>R_W</math> and <math>R_H</math> with <math>R_L</math> not connected)</b>						
RINL (Note 15)	Integral Non-linearity	DCP register set between 1 hex and 1F hex; monotonic over all tap positions; W option	-1.5		1.5	MI (Note 12)
		DCP register set between 1 hex and 1F hex; monotonic over all tap positions; U option	-1		1	MI (Note 12)

**Potentiometer Specifications** Over recommended operating conditions, unless otherwise specified. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 18)	TYP (Note 5)	MAX (Note 18)	UNIT
RDNL (Note 14)	Differential Non-linearity	W and U option	-0.5		0.5	MI (Note 12)
Roffset (Note 13)	Offset	W option	0	1	3	MI (Note 12)
		U option	0	0.5	1	MI (Note 12)

**DC Electrical Specifications** Over recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 18)	TYP (Note 5)	MAX (Note 18)	UNIT
I <sub>CC</sub>	V <sub>CC</sub> Active Current	V <sub>CC</sub> = 5.5V, perform wiper move operation			150	μA
I <sub>SB</sub>	Standby Current			0.6	3	μA
I <sub>Lkg</sub>	$\overline{PU}$ , $\overline{PD}$ Input Leakage Current	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-2		+2	μA
V <sub>IH</sub>	$\overline{PU}$ , $\overline{PD}$ Input HIGH Voltage		V <sub>CC</sub> x 0.7			V
V <sub>IL</sub>	$\overline{PU}$ , $\overline{PD}$ input LOW Voltage				V <sub>CC</sub> x 0.1	V
C <sub>IN</sub> (Note 17)	$\overline{PU}$ , $\overline{PD}$ Input Capacitance	V <sub>CC</sub> = 3.3V, T <sub>A</sub> = +25°C, f = 1MHz		10		pF
Rpull_up (Note 17)	Pull-up Resistor for $\overline{PU}$ and $\overline{PD}$			1		MΩ


**AC Electrical Specifications** Over recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	MIN (Note 18)	TYP (Note 5)	MAX (Note 18)	UNIT
t <sub>GAP</sub>	Time Between Two Separate Push Button Events	2			ms
t <sub>DB</sub>	Debounce Time		15	30	ms
t <sub>S SLOW</sub>	Wiper Change on a Slow Mode	100	250	375	ms
t <sub>S FAST</sub>	Wiper Change on a Fast Mode	25	50	75	ms
t <sub>stdn</sub> (Note 17)	Time to Enter Shutdown Mode (keep $\overline{PU}$ and $\overline{PD}$ LOW)		2		s
t <sub>R VCC</sub>	V <sub>CC</sub> Power-up Rate	0.2		50	V/ms

## NOTES:


- Typical values are for T<sub>A</sub> = +25°C and 3.3V supply voltage.
- LSB:  $[V(RW)_{31} - V(RW)_0]/31$ . V(RW)<sub>31</sub> and V(RW)<sub>0</sub> are voltage on RW pin for the DCP register set to 1F hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
- ZS error = V(RW)<sub>0</sub>/LSB.
- FS error =  $[V(RW)_{31} - V_{CC}]/LSB$ .
- DNL =  $[V(RW)_i - V(RW)_{i-1}]/LSB - 1$ , for i = 1 to 31; i is the DCP register setting.
- INL =  $[V(RW)_i - i \cdot LSB - V(RW)]/LSB$  for i = 1 to 31
- $T_{CV} = \frac{Max(V(RW)_i) - Min(V(RW)_i)}{[Max(V(RW)_i) + Min(V(RW)_i)]/2} \times \frac{10^6}{+165^\circ C}$  voltage and Min ( ) is the minimum value of the wiper voltage over the temperature range.
- MI =  $|RW_{31} - RW_0|/31$ . MI is a minimum increment. RW<sub>31</sub> and RW<sub>0</sub> are the measured resistances for the DCP register set to 1F hex and 00 hex respectively.
- Roffset = RW<sub>0</sub>/MI, when measuring between RW and RL.  
Roffset = RW<sub>31</sub>/MI, when measuring between RW and RH.
- RDNL = (RW<sub>i</sub> - RW<sub>i-1</sub>)/MI, for i = 1 to 31.
- RINL = [RW<sub>i</sub> - (MI • i) - RW<sub>0</sub>]/MI, for i = 1 to 31.
- $T_{CR} = \frac{[Max(Ri) - Min(Ri)]}{[Max(Ri) + Min(Ri)]/2} \times \frac{10^6}{+165^\circ C}$  for i = 5 to 31, T = -40°C to +125°C. Max( ) is the maximum value of the resistance and Min ( ) is the minimum value of the resistance over the temperature range.
- Limits should be considered typical and are not production tested.
- Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.

**Slow Mode Timing**




\* MI in the AC timing diagram refers to the minimum incremental change in the wiper voltage.

**Fast Mode Timing**




\* MI in the AC timing diagram refers to the minimum incremental change in the wiper voltage.


**Shutdown Mode Timing**




**Typical Performance Curves**




**FIGURE 1. WIPER RESISTANCE vs TAP POSITION [  $I(RW) = V_{CC}/R_{TOTAL}$  ] FOR 10kΩ (W)**




**FIGURE 2. STANDBY  $I_{CC}$  vs TEMPERATURE**




**FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10kΩ (W)**



**FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10kΩ (W)**




**FIGURE 5. ZS ERROR vs TEMPERATURE**




**FIGURE 6. FS ERROR vs TEMPERATURE**


**Typical Performance Curves** (Continued)




**FIGURE 7. DNL vs TAP POSITION IN RHEOSTAT MODE FOR 10kΩ (W)**




**FIGURE 8. INL vs TAP POSITION IN RHEOSTAT MODE FOR 10kΩ (W)**




**FIGURE 9. END-TO-END  $R_{TOTAL}$  % CHANGE vs TEMPERATURE**



**FIGURE 10. TC FOR VOLTAGE DIVIDER MODE IN ppm**



**FIGURE 11. TC FOR RHEOSTAT MODE IN ppm**



**FIGURE 12. FREQUENCY RESPONSE (500kHz)**

## Power-up and Power-down Requirements

There are no restrictions on the power-up or power-down conditions of  $V_{CC}$  and the voltages applied to the potentiometer pins provided that  $V_{CC}$  is always more positive than or equal to  $V_{RH}$  and  $V_{RL}$ , i.e.,  $V_{CC} \geq V_{RH}, V_{RL}$ . The  $V_{CC}$  ramp rate specification is always in effect.

## Pin Descriptions

### $R_H$ and $R_L$

The  $R_H$  and  $R_L$  pins of the ISL23511 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is  $V_{SS}$  and the maximum is  $V_{CC}$ . The terminology of  $R_H$  and  $R_L$  references the relative position of the terminal in relation to wiper movement direction.

### $R_W$

The  $R_W$  pin is the wiper terminal of the potentiometer which is equivalent to the movable terminal of a mechanical potentiometer. The default wiper position at power-up is at 0 tap.

### $\overline{PU}$

The debounced  $\overline{PU}$  input is used to increment the wiper position. An on-chip pull-up holds the  $\overline{PU}$  input HIGH. A switch closure to ground or a LOW logic level will, after a debounce time, move the wiper to the next adjacent higher tap position.

### $\overline{PD}$

The debounced  $\overline{PD}$  input is used to decrement the wiper position. An on-chip pull-up holds the  $\overline{PD}$  input HIGH. A switch closure to ground or a LOW logic level will, after a debounce time, move the wiper to the next adjacent lower tap position.

## Device Operation

There are three sections of the ISL23511: the input control, the counter and decode section and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch, connecting a point on the resistor array to the wiper output. The resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The ISL23511 is designed to interface directly to two push button switches for effectively moving the wiper up or down. The  $\overline{PU}$  and  $\overline{PD}$  inputs increment or decrement a 5-bit counter respectively. The output of this counter is decoded to select one of the thirty-two wiper positions along the resistive array. The wiper increment input,  $\overline{PU}$  and the wiper decrement input,  $\overline{PD}$  are both connected to an internal pull-up so that they normally remain HIGH. When pulled LOW by an external push button switch or a logic LOW level input, the wiper will be switched to the next adjacent tap position.

Internal debounce circuitry prevents inadvertent switching of the wiper position if  $\overline{PU}$  or  $\overline{PD}$  remain LOW for less than 15ms, typical. Each of the buttons can be pushed either once for a single increment/decrement or continuously for a multiple increments/decrements. The number of increments/decrements of the wiper position depend on how long the button is being pushed. When making a continuous push, after the first second, the increment/decrement speed increases. For the first second, the device will be in the slow scan mode. Then, if the button is held for longer than 1s, the device will go into the fast scan mode. As soon as the button is released, the ISL23511 will return to a stand-by condition.

If both  $\overline{PU}$  and  $\overline{PD}$  buttons are pulled low more than 15ms from each other, all commands are ignored upon release of ALL buttons.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

### Shutdown Mode

The ISL23511 enters into Shutdown Mode if both  $\overline{PU}$  and  $\overline{PD}$  inputs are kept LOW for 2s. In this mode, the resistors array is totally disconnected from its  $R_H$  pin and the wiper is moved to the position closest to the  $R_L$  pin, as shown in Figure 13.




FIGURE 13. DCP CONNECTION IN SHUTDOWN MODE

Note that  $\overline{PU}$  and  $\overline{PD}$  inputs must be brought LOW within  $t_{DB}$  time window of 15ms (see “Shutdown Mode Timing” on page 5) otherwise all commands will be ignored until both inputs are released.

Holding either  $\overline{PU}$  or  $\overline{PD}$  input LOW for more than 15ms will exit shutdown mode and return wiper to prior shutdown position. If  $\overline{PU}$  or  $\overline{PD}$  will be held LOW for more than 250ms, the ISL23511 will start auto-increment or auto-decrement of wiper position.

### $R_{TOTAL}$ with $V_{CC}$ Removed

The end-to-end resistance of the array will fluctuate once  $V_{CC}$  is removed.



## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
September 9, 2015	FN6588.2	<ul style="list-style-type: none"> <li>- Ordering Information Table on page 1.</li> <li>- Added Revision History.</li> <li>- Added About Intersil Verbiage.</li> <li>- Updated POD M8.15 to most current revision with changes as follows:</li> <li>- Revision 1 to Revision 2 Changes:               <ul style="list-style-type: none"> <li>Updated to new POD format by removing table and moving dimensions onto drawing and adding land pattern</li> </ul> </li> <li>- Revision 2 to Revision 3 Changes:               <ul style="list-style-type: none"> <li>Changed in Typical Recommended Land Pattern the following:</li> <li>2.41(0.095) to 2.20(0.087)</li> <li>0.76 (0.030) to 0.60(0.023)</li> <li>0.200 to 5.20(0.205)</li> </ul> </li> <li>- Revision 3 to Revision 4 Changes:               <ul style="list-style-type: none"> <li>Changed Note 1 "1982" to "1994"</li> </ul> </li> </ul>

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at [www.intersil.com](http://www.intersil.com).

You may report errors or suggestions for improving this datasheet by visiting [www.intersil.com/ask](http://www.intersil.com/ask).

Reliability reports are also available from our website at [www.intersil.com/support](http://www.intersil.com/support).

© Copyright Intersil Americas LLC 2007-2015. All Rights Reserved.  
All trademarks and registered trademarks are the property of their respective owners.


For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)


*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)


**Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)**





TOP VIEW




SIDE VIEW



BOTTOM VIEW



DETAIL "A" PIN 1 ID



LAND PATTERN  $\triangle 10$

**L10.2.1x1.6A**

**10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE**

SYMBOL	MILLIMETERS			NOTES
	MIN	NOMINAL	MAX	
A	0.45	0.50	0.55	-
A1	-	-	0.05	-
A3	0.127 REF			-
b	0.15	0.20	0.25	5
D	2.05	2.10	2.15	-
E	1.55	1.60	1.65	-
e	0.50 BSC			-
k	0.20	-	-	-
L	0.35	0.40	0.45	-
N	10			2
Nd	4			3
Ne	1			3
$\theta$	0	-	12	4

Rev. 3 6/06

NOTES:


1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on D and E side, respectively.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Maximum package warpage is 0.05mm.
8. Maximum allowable burrs is 0.076mm in all directions.
9. Same as JEDEC MO-255UABD except:  
No lead-pull-back, "A" MIN dimension = 0.45 not 0.50mm  
"L" MAX dimension = 0.45 not 0.42mm.
10. For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

# Package Outline Drawing

## M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

Rev 4, 1/12



### NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. Terminal numbers are shown for reference only.
6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.