


System Management

Microsemi's system management solution significantly reduces the cost and complexity of board-level power management by integrating power converter functions including sequencing, trimming, margining, monitoring, and control as well as system management functions such as reset generation, event logging and green power algorithm support. Targeted to the Microsemi SmartFusion[®] customizable system-on-chip (cSoC), there is an abundance of uncommitted analog and FPGA resources available to the user, allowing the creation of a true custom solution.



Microsemi's Mixed Signal Power Manager (MPM) reference design version 4.0 further distances itself from the competition by now including support for PMBus based POL converters. No other power management solution seamlessly supports a mix of analog and PMBus based power converters. Now you can sequence, monitor, and manage a mixed set of DC/DC converters, including LDOs, analog style, and the highly efficient PMBus based converters, from a single management device.

Key Features

- Manage up to 64 DC/DC converters
- · Full support for analog and digital POL converters
- · Sequence, monitor, margin, trim converters
- Event logging with timestamp
- Configurable flag generation
- On-chip analog hardware to support trimming/margining
- GUI based configuration tool
- I²C based management/control interface
- On-chip nonvolatile NVRAM for configuration and logging storage
- · User-available analog channels for current/voltage/temperature monitoring
- User-available FPGA gates and I/O pins for custom logic
- All design files available for customization
- SEU immune SmartFusion cSoC for reliable operation
- FG256, FG484, CS288, PQ208, TQ144 packages
- Military temperature available
- Full reference design hardware available




Simple MPM Configuration GUI

The MPM 4.0 reference design comes bundled with a GUI to simplify power configuration. The GUI allows designers to configure the power sequence, trimming/margining values, critical threshold voltages, programmable output flags, and event logging. The completed configuration can be downloaded to a SmartFusion device through I²C or JTAG via the PC's USB port. No FPGA design or tool experience required.

Containing Outward Containing Devel Containint Devel Containint Dev	View Help			
Image:	Outputs Mac		Power Page	
Image:	 Poet of Load Tigle 	Devel Central	Select a rail and configure its settings	
Non-Top (r) Owner Jame Image: Im		Tite DAC Type i MIS ACE 100 +		i about the
Importance 100 nr Importance 1000 nr 1000 nr 10000 10		Tres Type (General Level	parameters in that box.	
The Phy Manage: Boil: W Image: Boil: W Boil: Image: Boil:	material 20 mil	Featuring() 2303 and		
Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop Image: Loop		Then Pen Vallage (800 ww		
Or 1 100 mil mil mil Or 5 100 mil mil mil mil Or 5 100 mil mil mil mil mil Or 5 100 mil mil mil mil mil mil Or 5 100 mil	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Dem-Loop		
Unit The Line The Line<	Part 10/00	Tree High 1 IIIII and	- in the second s	
U(2) 1273 m/ Margin Limi / 1473 m/ Margin Limi / 1473 <t< td=""><td>A CONTRACTOR OF A</td><td>Trin Law 2001 we</td><td>Memory Mag</td><td>_</td></t<>	A CONTRACTOR OF A	Trin Law 2001 we	Memory Mag	_
OPF 100 mil Height reg 1 int 1 To 3 mil Height reg 1 int 1 To 3 mil Height reg 1 int 1 To 3 mil Str1 Int 2 mil Str2 Int 2 mil Str2 Int 2 mil Str2 Int 2 mil				
* Perer Segurcry Meta_a * Perer Segurcry Meta_a * Stort	CPV : 200		REGIST 40 CD 3F OC D1 CD 78 CD CC CO CO CC CC CC	00.00
Stort Stort <td< td=""><td>Perer Sequences</td><td></td><td>RODADI DO CO DA DO DE DE 72 DE 46 05 FB 04 64</td><td>00 02</td></td<>	Perer Sequences		RODADI DO CO DA DO DE DE 72 DE 46 05 FB 04 64	00 02
Specific Structures Vinel Interest Structures Vinel In		Htte		
Add Ad				
Store Store <th< th=""><th>egumoing Geouence View!</th><th>and the second se</th><th>REGEDI DE DO DE DE</th><th>00 03</th></th<>	egumoing Geouence View!	and the second se	REGEDI DE DO DE	00 03
Control Biology 22: 564 Bit 365 20: 00: 00: 00: 00: 00: 00: 00: 00: 00:	Contract and the second s		(1) RODAL C1 C0	00 03 00 00 00 00
	(BALAL) (BALAL) (BALAL)		Bacters d5 co 00,00 00 00 00 00 00 00 00 00 00 00 00	00 03 00 00 00 00 00 00 00 00
	(141 A1) 500 mi 500 mi 500 mi 500 mi 500 mi			00 00 00 00 00 00 00 00 00 00
	(141 A1) 500 mi 500 mi 500 mi 500 mi 500 mi			00 03 00 00 00 00 00 00 00 00
			Image:	00 03 00 00 00 00 00 00 00 00
	1000 10000 1000 <t< td=""><td></td><td>Image: Image: Image:</td><td></td></t<>		Image:	
			(1) (1) <td></td>	
			Image: State	00 00 00 00 00 00 00 00 00 00
the the the the the the			Image: Section 25:00 000:00 80:00:22; 20:00:00:00 000:00:00 Image: Section 25:00 000:00:00:00:00:00:00:00:00:00:00:00	
			Image: Section Section 000000 Bit Section 2000000 Bit Section 2000000000000000000000000000000000000	
			Image: State of the s	

DMPM Daughtercard Kit

Microsemi's MPM 4.0 reference design empowers designers to create their perfect power/system management solution. For more information, visit www.microsemi.com/soc/products/hardware/devkits_boards/mpm_dc.aspx or contact your local FAE.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 © 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.