SEMICONDUCTOR

FAIRCHIL

ML4903

High Current Synchronous Buck Controller

GENERAL DESCRIPTION


The ML4903 high current synchronous buck controller provides high efficiency DC/DC conversion to generate V_{CCP} for processors such as the Pentium[®] Pro and Pentium II from Intel[®].

The ML4903 controller, when combined with two external MOSFETs, generates output voltages between 1.8V and 3.5V from a 12V supply. The output voltage is selected via an internal 2 chord 4-bit DAC. In the upper range, the output can be set between 2.1V and 3.5V in 100mV steps. In the lower range, the output can be set between 1.8V and 2.05V in 50mV steps. Output currents in excess of 20A can be attained at efficiencies greater than 80%.

The ML4903 can be enabled/disabled via the **SHDN** pin. While disabled, the output of the regulator is completely isolated from the circuit's input supply. The ML4903 employs fixed-frequency PWM control combined with a sophisticated control loop enhancement circuit to provide excellent load transient response.


FEATU RES

- Designed to meet Pentium Pro and Pentium II VRM power supply requirements
- DC regulation to <u>+</u>1% maximum
- Proprietary circuitry provides transient response of ±5% maximum over a 0A to 14A load range
- Programmable output voltage (1.8V to 3.5V) is set by an onboard 2 chord 4-bit DAC
- Synchronous buck topology for maximum power conversion efficiency
- Fixed frequency operation for easier system integration
- Integrated anti-shootthrough logic, short circuit protection, shutdown, and UV lockout



BLOCK DIAGRAM

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	D0	LSB input to the DAC which sets the output voltage	9	V _{REF}	Bypass connection for the internal 3.5V reference
2	D1	Input to the DAC which sets the output voltage	10	GND	Analog signal ground
2	50		11	V_{FB}	Output voltage feedback pin
3	D2	Input to the DAC which sets the output voltage	12	I _{SENSE}	Current sense input
4	D3	MSB input to the DAC which sets the output voltage	13	COMP	Connection for the compensation and optional soft-start delay network
5	RANGE	Range selection bit for the 2 chord 4- bit DAC. Logic 1 sets the range at	15	PWR GND	Power ground
		2.1V to 3.5V with an LSB of 100mV.	16	N DRV	Synchronous rectifier driver output
		Logic 0 sets the range at 1.8V to 2.05V with an LSB of 50mV.	17	P DRV	Buck switch driver output
6	SHDN	Grounding this pin shuts down the regulator	18	V _{CC}	Connection point for monitoring the 5V supply to determine the proper condition of PWR GOOD
8	PWR GOOI	D This open <u>drain o</u> utput goes low whenever SHDN goes low or when	19	V/	
		the output is not within $\pm 10\%$ of its nominal value		V_{DD}	12V power supply input
				PROTECT	Connection for the integrating current limit network

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

V _{DD}	
	7V
Peak Driver Output Current .	±2A
	GND - 0.3V to 5.5V
	GND - 0.5V to 5.5V
	GND - 0.3V to V_{DD} + 0.3V

Junction Temperature	150°C
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec)	
Thermal Resistance (θ_{JA})	100°C/W

OPERATING CONDITIONS

Temperature Range	0°C to 70°C
V _{DD} Range	11.4V to 12.6V
V _{CC} Range	4.75V to 5.25V

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{DD} = 12V$, $V_{CC} = \overline{SHDN} = 5V$, $T_A = Operating Temperature Range (Note 1)$

SYM BO L	PARAM ETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
REFEREN C	E	1	1	1	1	
V _{REF}	Output Voltage		3.51	3.535	3.56	V
	Line Regulation	11V < V _{DD} < 13V		0.5		mV/V
UVLOCK	DUT					
	V _{DD} Start-up Threshold		10.0	10.5	10.8	V
	V _{DD} Hysteresis		300	450	600	mV
	V _{CC} Start-up Threshold		4.25	4.4	4.6	V
	V _{CC} Hysteresis		300	400	500	mV
SHUTDOV	VN			•		-
	Input Low Voltage				0.8	V
	Input High Voltage		2.0			V
	Delay to Output			50		ns
PO W ER G	OOD COMPARATOR			•		-
	Output Voltage in Regulation	5k Ω pull-up to 5V	4.8			V
	Output Voltage out of Regulation	$V_{FB} < 90\% \ V_{DAC}$ or >110% V_{DAC}			0.4	V
	Output Voltage in Shutdown	$\overline{\text{SHDN}} = 0V, 5k\Omega \text{ pull-up to } 5V$			0.4	V
BUCKREG	ULATOR			1		
	Oscillator Frequency		160	200	230	kHz
	Duty Cycle Ratio	RANGE = 1, $V_{FB} = 0V$, DAC (D3-D0) Code = 0100	80		98	%
		RANGE = 1, V _{FB} > 3.193V, DAC (D3-D0) Code = 0100			0	%
	DAC (RANGE, D3-D0) Input Low Voltage				0.8	V
	DAC (RANGE, D3-D0) Input High Voltage		2.0			V

ML4903

ELECTRICAL CHARACTERISTICS (Continued)

SYM BO L	PARAM ETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
BU CK REG	ULATOR (Continued)	·	•			•
	V _{FB} Threshold Voltage (Note 2)	RANGE = 0, (D3-D0) Code = 0000	2.050	2.071	2.092	V
		RANGE = 0, (D3-D0) Code = 0001	2.000	2.020	2.04	V
		RANGE = 0, (D3-D0) Code = 0010	1.950	1.970	1.989	V
		RANGE = 0, (D3-D0) Code = 0011	1.900	1.919	1.938	V
		RANGE = 0, (D3-D0) Code = 0100	1.850	1.869	1.887	V
		RANGE = 0, (D3-D0) Code = 0101	1.800	1.818	1.836	V
		RANGE = 1, (D3-D0) Code = 0000	3.500	3.535	3.570	V
		RANGE = 1, (D3-D0) Code = 0001	3.400	3.434	3.468	V
		RANGE = 1, (D3-D0) Code = 0010	3.300	3.333	3.366	V
		RANGE = 1, (D3-D0) Code = 0011	3.200	3.232	3.264	V
		RANGE = 1, (D3-D0) Code = 0100	3.100	3.131	3.162	V
		RANGE = 1, (D3-D0) Code = 0101	3.000	3.030	3.060	V
		RANGE = 1, (D3-D0) Code = 0110	2.900	2.929	2.958	V
		RANGE = 1, (D3-D0) Code = 0111	2.800	2.828	2.856	V
		RANGE = 1, (D3-D0) Code = 1000	2.700	2.727	2.754	V
		RANGE = 1, (D3-D0) Code = 1001	2.600	2.626	2.652	V
		RANGE = 1, (D3-D0) Code = 1010	2.500	2.525	2.550	V
		RANGE = 1, (D3-D0) Code = 1011	2.400	2.424	2.448	V
		RANGE = 1, (D3-D0) Code = 1100	2.300	2.323	2.346	V
		RANGE = 1, (D3-D0) Code = 1101	2.200	2.222	2.244	V
		RANGE = 1, (D3-D0) Code = 1110	2.100	2.121	2.142	V
	I _{SENSE} Threshold Voltage		-80		-117	mV
	I _{SENSE} Hysteresis			10		mV
	PROTECT Threshold Voltage		3.2	3.5	3.8	V
	PROTECT Hysteresis		1.8	2	2.2	V
	PROTECT Charging Current	$V(I_{SENSE}) = -120mV$		30		μΑ
	PROTECT Leakage Current			<u>+</u> 100		nA
	Transition Time, P DRV and N DRV	C _L = 5000pF, 10-90%		40		ns

SU PPLY

I _{DD}	V _{DD} Current	SHDN = 0V DAC (D3-D0) Code = 0000	650	900	μΑ
		$\overline{\text{SHDN}} = 5\text{V}, \text{V}_{\text{FB}} = 5\text{V}$	1	2	mA
		$\overline{\text{SHDN}} = 5\text{V}, \text{V}_{\text{FB}} = 0\text{V}, \text{C}_{\text{L}} = 5000\text{pF}$	20		mA
I _{CC}	V _{CC} Current		1	10	μΑ

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.

Note 2: Codes 00110 to 01111, and 11111 are not valid; applying these codes to the DAC will shut off P DRV and N DRV.

FUNCTIONAL DESCRIPTION

The ML4903 PWM controller permits the construction of a simple yet sophisticated power supply for Intel's Pentium Pro and Pentium II microprocessor families. The ML4903 and its associated circuitry can be built either as a Voltage Regulator Module (VRM) or as a dedicated supply on the motherboard. The ML4903 controls a P-channel MOSFET and an N-channel MOSFET in a synchronous buck regulator topology to convert a 5V input to the voltage required by the microprocessor. The output voltage can be set between 1.8V and 3.5V, as selected by an onboard DAC. Other features which facilitate the design of DC-DC converters for any type of processor include a trimmed 1% reference, special transientresponse optimization in the feedback paths, a shutdown input, input and output power good monitors, and overcurrent protection.

OUTPUT VOLTAGE SELECTION

The inputs of the internal 2-chord 4-bit DAC come from open collector signals provided by the processor. These signals specify what supply voltage the microprocessor requires. The output voltage of the buck converter is compared directly with the DAC voltage to maintain regulation. D3 is the MSB input and D0 is the LSB input of the DAC, while RANGE selects the output voltage range and the LSB voltage increment of the DAC. The output of the DAC is between 2.121V to 3.535V in 100mV steps when RANGE = 1, and between 1.818V to 2.071V in 50mV steps when RANGE = 0. The output voltage set by the DAC is 1% above the processor's nominal operating voltage to counteract the effects of connector and PC trace resistance, and of the instantaneous output voltage droop which occurs when a transient load is applied. For codes 00110 to 01111 and code 11111, the P DRV and N DRV outputs are disabled.

VOLTAGE FEED BACK LOOP

The ML4903 contains two control loops to improve the load transient response. The output voltage is directly monitored via the V_{FB} pin and compared to the desired output voltage set by the internal DAC. When the output voltage is within $\pm 3\%$ of the DAC voltage, the proportional control loop (closed by the voltage error amplifier) keeps the output voltage at the correct value. If the output falls below the DAC voltage by more than 3%, one side of the transient loop is activated, forcing the output of the ML4903 to maximum duty cycle until the output comes back within the $\pm 3\%$ limit. If the output voltage rises above the DAC voltage by more than 3%, the other side of the transient loop is activated, and the Pchannel MOSFET drive is disabled until the output comes back within the $\pm 3\%$ limit. If the output voltage rises above the DAC voltage by more than 10%, both P DRV and N DRV will be disabled to turn the converter off. During start-up, the transient loop is disabled until the output voltage is within -3% of the DAC voltage.

POWERGOOD (PWRGOOD)

An open drain signal is provided by the ML4903 which tells the microprocessor when the entire power system is functioning within the expected limits. PWR GOOD will be false (low) if either the 5V or 12V supply is not in regulation, when the SHDN pin is pulled low, or when the output is not within \pm 10% of the nominal output voltage selected by the internal DAC.

When PWR GOOD is false, the PWR GOOD voltage window is held to $\pm 3\%$; when PWR GOOD is true (high), the window is expanded to $\pm 10\%$. Using different windows for coming into and going out of regulation makes sure that PWR GOOD does not oscillate during the start-up of the microprocessor.

INTERNAL REFERENCE

The ML4903 contains a 3.535V, temperature compensated, precision band-gap reference. The V_{REF} pin is connected to the output of this reference, and should be bypassed with a 100nF to 220nF ceramic capacitor for proper operation.

OVERCURRENT PROTECTION

Overcurrent sensing for the ML4903 application circuit is typically accomplished by monitoring the voltage drop across the synchronous rectifier MOSFETs (Q3||Q4) during their conduction period. Alternately, current can be sensed using a low-value, low-inductance sense resistor connected between the most negative end of the current recirculating element and ground. In either case, the resulting IR drop is presented to the ML4903's internal overcurrent comparator via the part's ISENSE pin. The overcurrent comparator has approximately 250ns of leading-edge blanking. This blanking interval allows the ML4903 to ignore spurious circuit voltages such as inductive transients and the synchronous rectifier's drainbody diode voltage during the anti-shootthrough interval. Following this blanking interval, the comparator will turn on if the voltage on the I_{SENSE} pin is more negative than -80mV.

Each time the overcurrent comparator turns on, the PROTECT pin of the ML4903 sources a small current (30µA) into an external RC network. If this current source is activated over a number of cycles, the voltage on the PROTECT pin will charge above 3.5V, signaling a sustained overcurrent or short circuit at the load. This will cause the P DRV output to turn off. P DRV will remain off until the capacitor attached to the PROTECT pin has discharged down to 1.5V, at which time the converter is re-enabled. If the fault causing the overcurrent condition has not been cleared, the overcurrent protection cycle will repeat, and the ML4903 circuit will operate in a "hiccup" mode to protect itself, the input supply, and the output.

FUNCTIONAL DESCRIPTION (Continued)

UNDERVOLTAGELOCKOUT

The ML4903 has hysteretic undervoltage lockout protection circuits for both the 12V (V_{DD}) and 5V (V_{CC}) supplies. During an input undervoltage condition, the internal reference and voltage monitor circuits remain in operation, but P DRV and N DRV are disabled and the PWR GOOD output will be false (low).

COMPENSATION

The COMP pin is connected to the output of the transconductance amplifier which forms the gain block for the proportional control loop of the ML4903. An RC network from this pin to GND is used to compensate the amplifier.




Figure 1. Typical VRM Circuit

DESIGN CONSIDERATIONS

This section is a quick-check guide for getting ML4903 circuits up and running, with a special emphasis on Pentium Pro and Pentium II applications. Unless otherwise noted, all component designators refer to the circuit shown in Figure 1.

COMPENSATION

The R and C values connected to the COMP pin for loop compensation are $100k\Omega$ and 1nF, respectively. These values yield stable operation and rapid transient response for a most values of L2 and C_{OUT} (1µH to 10µH, 1200µF to 10,000µF), and will generally not need to be altered. If changes do need to be made, note that the drive capability of the transconductance error amplifier is typically 20µA, its Z_{OUT} is 5M Ω , and its unity-gain crossover frequency is approximately 10 MHz.

INPUTAND OUTPUT CAPACITORS

The input and output capacitors used in conjunction with the ML4903, especially in Pentium Pro and Pentium II applications, must be able to meet several criteria:

- 1. The input capacitors must be able to handle a relatively high ripple current
- 2. The output capacitors must have a low Equivalent Series Resistance (ESR) and Equivalent Series Inductance (ESL)
- 3. The output capacitors must be able to hold up the output during the time that the current through the buck inductor is slewing to meet a transient load step.

The circuit's input bypass capacitance should be able to handle a ripple current equal to 0.5 x I_{LOAD}. If the converter sees load peaks only occasionally, and for less than 30 seconds at a time during those intervals, then the aluminum electrolytic or OS-CON[®] input capacitors need only be sized to accommodate the average output load. Note that tantalum input capacitors have much less thermal mass than aluminum electrolytics, so this relaxation of ripple current requirements may not apply to them.

During a 30A/ μ s load transient, it is not practical for a buck converter to slew the its current fast enough to regulate the instantaneous output voltage required by this application. During the first few microseconds following such a "load step," the output capacitance of the converter must act as a passive energy source. In delivering its energy to the load, the output capacitance must not introduce any considerable impedance, or its purpose will be defeated. A total voltage aberration during load transients of \pm 5% is allowed for the Pentium Pro and Pentium II. The voltage transient due to ESL and ESR is:

$$\Delta V = \left[\left(ESR \times \Delta I_{OUT} \right) + \left(ESL \times \frac{di}{dt} \right) \right]$$
(1)

For example, assume that the output voltage of the ML4903 is set to 2.8V. To allow no more than 3% of ΔV_{OUT} to be contributed by the ESR (84mV) of the output capacitance, and 2% by its ESL (56mV), the output ESR should not exceed:

$$\text{ESR}(\text{MAX}) = \frac{84\text{mV}}{14\text{A}} = 6\text{m}\Omega$$
(2)

Similarly, the output ESL should be less than or equal to:

$$\mathsf{ESL}(\mathsf{MAX}) = \frac{1\mu s}{30\mathrm{A}} \times 56\mathrm{mV} = 1.8\mathrm{nH} \tag{3}$$

Achieving these low values of ESL and ESR is not trivial; doing so typically requires using multiple high-quality capacitors in parallel, often with dedicated power and ground planes to minimize interconnection impedance.


The output capacitance should have a value of $> 1500\mu$ F to hold the output voltage relatively constant (< 50mV of sag) until the current in the buck inductor can catch up with the change in output current. To meet the ESR and ESL requirements, the actual output capacitance will usually be significantly greater than this theoretical minimum. These capacitors can be of all one type, or a combination of aluminum electrolytic, OS-CON[®], and tantalum devices.

Figures 2(a) and 2(b) show oscilloscope photographs of the transient response of the circuit shown in Figure 1.

OVERCURRENT PROTECTION

Overcurrent protection for the ML4903 application circuit can be accomplished either by using a low value sense resistor placed between the current recirculating rectifier and ground, or by directly monitoring the voltage drop across a synchronous rectifier MOSFET (Q3||Q4) during its conduction period. Using a current sense resistor has the advantages of accuracy over the entire operating temperature range, and of allowing the use of a Schottky diode in place of a synchronous rectifier if the efficiency loss is acceptable. The disadvantages to using a sense resistor are higher cost and increased power dissipation. Sensing across the synchronous rectifier has the advantages of lower cost and of enhanced protection against overtemperature conditions (the current limit point is linearly reduced as the MOSFET temperature rises).

If a current sensing resistor is employed (see Figure 3), the resistor monitors the inductor current during the buck converter's off period. This is the interval during which current will recirculate through the synchronous rectifier, or the Schottky diode if no synchronous rectifier is used.






Figure 3. Connecting a Sense Resistor to the ML4903

DESIGN CONSIDERATIONS (Continued)

Given a –80mV trip point for the overcurrent comparator, the value required for the sense resistor can be found by:

$$R_{SENSE} = \frac{|-107mV|}{(1.25 \times I_{OUT(MAX)})}$$
(4)

The power handling requirement for $R_{\mbox{\scriptsize SENSE}}$ is given by:

$$P_{\rm D} = I_{\rm OUT(MAX)}^{2} \times \left[\sqrt{\left(1 - \frac{V_{\rm OUT}}{V_{\rm IN}} \right)} \times R_{\rm SENSE} \right]$$
(5)

For example, for a 14A output, R_{SENSE} should be:

$$R_{SENSE} = \frac{\left|-80mV\right|}{1.25 \times 14A} = 4.57m\Omega \cong 5.0m\Omega$$

The power dissapated in R_{SENSE} for a 12.0V input remains at approximately 1W for all output voltages from 1.80V to 3.50V.

 R_{SENSE} must be a low inductance part, such as Dale/ Vishay's type WSL-2512 series (WSL-2512-.005±1%). Using a PCB trace as a current sense element is not recommended due to the high temperature coefficient of copper, and due to etching and plating tolerances which can occur from board to board.

If a current sense resistor is not employed for overcurrent protection, the voltage drop across (Q3||Q4)'s channel during its conducting interval (the synchronous rectification interval) is used to monitor the inductor current. Ignoring the AC component of the current in the buck inductor, the voltage across (Q3||Q4) will be:

$$V_{\text{SENSE}} = I_{(Q3\parallel Q4)} \times R_{\text{DS(ON)}(Q3\parallel Q4)}$$
(6)

 $R_{DS(ON)}$ is typically specified at a MOSFET junction temperature (T_j) of 25°C, but its value at other junction temperatures can either be found graphically in the MOSFET data sheet, or can be estimated by:

$$R_{DS(ON)(T2)} = R_{DS(ON)(25^{\circ}C)} \times [1.007 \times (T2 - 25^{\circ}C)]$$
(7)

With a threshold of -80mV for the $\mathsf{I}_{\mathsf{SENSE}}$ comparator, the current limit threshold is then:

$$I_{\text{LIMIT}} = \frac{\left|-107\text{mV}\right|}{R_{\text{DS(ON)(T2)}}} \tag{8}$$

For Pentium Pro and Pentium II applications, the continuous current may be as high as 14A, so the current limit threshold should be set for a minimum value of 16A at the (Q3||Q4)'s highest anticipated T_J. If necessary, the voltage across the channel of (Q3||Q4) may be divided using two moderately-valued resistors and presented after that division to the ML4903.

The R and C values connected to the PROTECT pin for setting the current limit delay and the off-time of the

hiccup mode are $1M\Omega$ and 220nF, respectively. These values will protect the external power components and the power source from overheating during an overcurrent condition. If it is necessary to change the ratio of on and off times during overcurrent conditions, this can be done by selecting a different value for C12. Larger values of C12 will increase the delay between retry attempts (the length of the "hiccup"), and smaller values will reduce the delay.

HIGHER CURRENT LEVELS

Next generation processor chips will require currents of up to 20A. Additionally, it is often desirable in larger systems to distribute all power at one elevated voltage, such as 12V, regulating it down to other voltages as needed at the points of use. These applications are readily met by the ML4903. For instance, the circuit shown in Figure 1 will deliver an output current of 20A with only three changes:

- As I_{OUT} increases, the ripple current through the input capacitor bank will also increase. Add at least one 820µF, 16V input capacitor in parallel with the three shown (C1 C3).
- Synchronous rectifier transistors Q3 and Q4 will see a significantly greater RMS drain current at 20A output than at 14A. Therefore, the use of lower R_{DS(ON)} parts such as Siliconix' Si4420DY is required.
- The value of R1 may require adjustment, depending upon factors such as the specific MOSFET type chosen for Q3 and Q4, and the required operating ambient temperature.

In dealing with circuits handling greater than 50W, it is always important to pay attention to thermal issues. When the circuit of Figure 1 is modified for >20A applicatons, a key consideration is that it be provided with adequate heatsinking. Ideally, the system should provide 100 linear feet per minute (LFM) of airflow as specified in Intel's standards relating to VRMs. Micro Linear does not recommend using the sense resistor method of overcurrent protection at high output current levels, as this does not provide the inherent thermal foldback of I_{OUT(MAX)} which is obtained by directly sensing the V_{DS(ON)} of the rectifier MOSFETs.

LAYOUT ISSUES

The two pins of the ML4903 which actually sense the current limit voltage are I_{SENSE} and GND. To facilitate the required low-level sensing of the voltage between these pins, there is no connection inside the ML4903 between GND and PWR GND. Because of this, there must be an external connection between the ML4903 GND and PWR GND pins. PWR GND must have a low impedance connection to the ground plane used on the board, as high instantaneous currents will flow in PWR GND when N

DESIGN CONSIDERATIONS (Continued)

DRV and P DRV switch the capacitive loads of the output MOSFET gates. At the same time, GND must not see the resulting switching spikes.

If a current sensing resistor is used, the voltage across the resistor must be Kelvin-sensed. This ensures that the ML4903 monitors only the voltage across the resistor, and ignores the voltage drops and inductive transients in the PCB traces which carry current into and out of this resistor. The two pins of the ML4903 which must be Kelvin-connected to the sense resistor are I_{SENSE} and GND. PWR GND should then return to the to the grounded end of R_{SENSE} as well, using a high current Kelvin connection. This causes any noise across the resistor to appear primarily as a common-mode signal on I_{SENSE} , GND, and PWR GND. Figure 4 shows a recommended implementation of these PCB layout requirements.

When directly monitoring the voltage across the channel of the synchronous rectifier, the voltage across that MOSFET should be sensed as closely as possible to its drain. If a resistor divider is used to reduce the voltage at the I_{SENSE} pin for a given current through (Q3||Q4)'s channel resistance, then the lower end of the divider should be returned to the immediate vicinity of its source. This ensures that the ML4903 monitors only the voltage across the synchronous rectifier, and not the voltage drops or inductive transients in the PCB traces which carry current into and out of it. If a PC board with a dedicated ground plane is used (recommended), the best return points for GND and PGND are directly into the ground plane. If the board does not have a dedicated ground plane, GND must be returned to a point near the IC which is relatively free from switching transients. Such a point may need to be empirically determined but will usually be near the ground connection of the output capacitor bank.

MISCELLAN EOUS POINTS

I_{SENSE} is the input to a medium-speed, high-sensitivity comparator (roughly comparable to an LM339-type comparator in terms of speed of response). Because of the leading-edge blanking on this comparator, it has a substantial ability to reject switching noise. Still, proper circuit function requires that the comparator not see significant noise at the time during which the synchronous rectifier MOSFET is on.

The compensation components R3 and C13 are highimpedance nodes connected to the output of the voltage loop error amplifier. These components should be kept in close proximity to the ML4903. C13 should be returned to GND, not to PWR GND or the ground plane of the PC board.

Keep the V_{REF} bypass capacitor C14 close to the ML4903. Ensure that its ground connection is to GND, not to PWR GND.

The 12V V_{DD} input is both the converter's bulk power input, and the supply from which the internal circuitry of the ML4903 operates. V_{DD} also provides the gate drive for P DRV and N DRV. The V_{DD} pin of the ML4903 should be decoupled from the raw 12V system power to prevent noise on the 12V supply from affecting the circuit's switching action. A 10 Ω resistor between 12V_{IN} and V_{DD}




Figure 4. Kelvin Sense Connections


DESIGN CONSIDERATIONS (Continued)

of the ML4903, and the V_{DD} bypass capacitors C10 and C15 serve this purpose. The V_{DD} bypass capacitors should be returned to PWR GND or to the PC board ground plane. They should not be returned to GND due to high transient currents which could interfere with the current sensing function.

 V_{CC} is the input to the 5V undervoltage lockout comparator circuitry. The 5V UVLO function makes the start-up of the ML4903 independent of power sequencing. It also provides load protection in case V_{CC} should go below acceptable levels. To reject logic switching noise on the 5V input, an RC filter should be used between the 5V source and V_{CC} . Typical values for this filter are R2 = 1k Ω , and C11 = 220nf. Optional capacitor C16 may be needed in some layouts to filter out "glitches" which could occur on the PWR GOOD signal. In conjunction with the resistive pullup for the PWR GOOD line, its value should yield an RC product of approximately 5µs.

Power MOSFETs in 8-pin SOIC packages are among the best for this application, especially for the P-channel devices. Using P-channel MOSFETs minimizes component count while ensuring full enhancement of both the P-channel and N-channel MOSFETs. If 8-pin SOIC MOSFETs are chosen, keep in mind that the thermal dissipation capability of these parts is largely dictated by the copper area available to their drains. A good layout will maximize this area.

PHYSICAL DIMENSIONS inches (millimeters)



ORDERING INFORMATION

PARTNUMBER	TEM PERATU RE RANGE	PACKAGE		
ML4903CT	0°C to 70°C	20-Pin TSSOP (T20)		

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

© 2000 Fairchild Semiconductor Corporation