32 Bit RISC Microcontroller TX03 Series

TMPM369FDFG TMPM369FDXBG



Dear customers

Sep. 01, 2021

Toshiba Electronic Devices & Storage Corporation Toshiba Electronic Device Solutions Corporation

5801-1, Horikawatyou, Saiwai Ward, Kawasaki City, Kanagawa prefecture, 212-8520

Tel: +81-44-548-2200 Fax: +81-44-548-8965

Error correction for technical datasheet of Universal Asynchronous Receiver-Transmitter

Thank you for using Toshiba microcontrollers.

We have found the mistakes about occurring transmission interrupt timing of the Universal Asynchronous Receiver-Transmitter (UART and FUART) and the Universal Asynchronous Receiver-Transmitter Circuit with 50% duty mode (UART) in our technical datasheet and reference manual. We will inform you about the mistakes in this document.

We apologize for any inconvenience, but we ask that you review the content.

If you have any questions, please contact our sales representative.

1. Applicable products

TMPM342FYXBG	TMPM440FEXBG	TMPA900CMXBG
TMPM343F10XBG	TMPM440F10XBG	TMPA901CMXBG
TMPM343FDXBG	TMPM461F10FG	TMPA910CRAXBG
TMPM366F20AFG	TMPM461F15FG	TMPA910CRBXBG
TMPM366FWFG	TMPM462F10FG	TMPA911CRXBG
TMPM366FYFG	TMPM462F15FG	TMPA912CMXBG
TMPM366FDFG	TMPM46BF10FG	TMPA913CHXBG
TMPM366FWXBG	TMPM4G6FDFG	
TMPM366FYXBG	TMPM4G6FEFG	
TMPM366FDXBG	TMPM4G6F10FG	
TMPM367FDFG	TMPM4G7FDFG	
TMPM367FDXBG	TMPM4G7FEFG	
TMPM368FDFG	TMPM4G7F10FG	
TMPM368FDXBG	TMPM4G8FDFG	
TMPM369FDFG	TMPM4G8FDXBG	
TMPM369FDXBG	TMPM4G8FEFG	
TMPM36BF10FG	TMPM4G8FEXBG	
TMPM36BFYFG	TMPM4G8F10FG	
TMPM381FWDFG	TMPM4G8F10XBG	
TMPM381FWFG	TMPM4G8F15FG	
TMPM383FSEFG	TMPM4G8F15XBG	
TMPM383FSUG	TMPM4G9FDFG	
TMPM383FWEFG	TMPM4G9FDXBG	
TMPM383FWUG	TMPM4G9FEFG	
TMPM3V4FSEFG	TMPM4G9FEXBG	
TMPM3V4FSUG	TMPM4G9F10FG	
TMPM3V4FWEFG	TMPM4G9F10XBG	
TMPM3V4FWUG	TMPM4G9F15FG	
TMPM3V6FWDFG	TMPM4G9F15XBG	
TMPM3V6FWFG		


2. Details

The timing of occurring transmission interrupt is shown as below.

There is the mistake in the timing of occurring transmission interrupt when the transmission FIFO is not used only, and it will be corrected as below. There is no mistake in the transmission interrupt timing when using the transmission FIFO.

2.1. When the transmission FIFO is unused

Transmission interrupt occurs when a transmission data moves from the transmission buffer (the 1st level of transmission FIFO) to transmission shift register. (When the transmission buffer becomes empty.)



2.1.1. The timing of occurring transmission interrupt

The transmission interrupt when the transmission FIFO is not used occurs when the transmission buffer becomes empty because it notifies the timing of writing to the transmission buffer for the next data. The transmission interrupt is automatically cleared when the next data is written to the transmission buffer. Therefore, it is not necessary to clear the transmission interrupt by software when continuously transmitting data (set UARTxICR<TXIC> to "1").


When the transmission is terminated, the final transmission data is transferred to the shift register, and the final transmission interrupt occurs when the transmission buffer becomes empty. If the next data is not written to the transmission buffer, the transmission interrupt can be intentionally cleared by executing clear by software in the interrupt handler (set UARTxICR <TXIC> to "1").

If you execute the transmission interrupt clear by software during data transmission (set UARTxICR <TXIC> to "1"), the transmission interrupt does not occur if you write the data to the transmission buffer at the same time as the STOP bit is generated. In order to generate the transmission interrupt reliably, do not clear the transmission interrupt by software, write data to the transmission buffer during data transmission, or write the data to the transmission buffer while transmission is stopped (when UARTxFR<BUSY>= "0").

When transmitting data continuously, it is recommended to transfer the data by using the transmission FIFO in the next section.

2.2. When transmission FIFO is used

Transmission interrupt occurs when transmission FIFO level matches with preset FIFO level which is specified by UARTxIFLS<TXIFSEL[2:0]>.



2.2.1. The timing of occurring transmission interrupt

When using the transmission FIFO, the transmission interrupt occurs when transmission FIFO level matches with preset FIFO level.

For example, in case of UARTxIFLS<TXIFSEL[2:0]> = "000" (1/8 full 4 bytes setting), the transmission interrupt occurs when the transmission FIFO level matches with 4th level.

The transmission interrupt is cleared when data whose FIFO level is above the specified FIFO level is stored in the transmission FIFO and occurs again when the specified FIFO level is reached.

3. Description

The description about occurring transmission interrupt is different from each product. The chapter number of placement for each product are shown as below.

There is the mistake in the timing of occurring transmission interrupt when the transmission FIFO is not used only, and it will be corrected as below. There is no mistake in the transmission interrupt timing when using the transmission FIFO.

The details of revised description for the mistake will be explained in "4. Revised description" below, and the revised description is all target products in common.

3.1. Description Type A

3.1.1. Applicable products and chapter of the description

Product name	Chapter of the description
TMPM342FYXBG	16.4.7
TMPM366F20AFG (Note)	15.4.7
TMPM366FWFG, TMPM366FYFG, TMPM366FDFG, TMPM366FWXBG, TMPM366FYXBG, TMPM366FDXBG	16.4.7
TMPM367FDFG, TMPM367FDXBG, TMPM368FDFG, TMPM368FDXBG, TMPM369FDFG, TMPM369FDXBG,	13.4.7
TMPM36BFYFG, TMPM36BF10FG	13.4.7
TMPA900CMXBG, TMPA901CMXBG, TMPA910CRAXBG, TMPA910CRBXBG, TMPA911CRXBG, TMPA912CMXBG, TMPA913CHXBG	3.13.1.1 (7)

Note: The chapter in a section of the Universal Asynchronous Receiver-Transmitter (UART).

Гуре А		
Original description (Re	ed box)	
Interrupt type	Interrupt timing	
Overrun error	After receiving the stop bit of Overflow data	
Break error	After receiving STOP bit	
Parity error	After receiving parity data	
Frame error	After receiving frame over bit	
Receive time out error	After 511 clocks(Baud16) from Receive FIFO data storage	
Transmit interrupt	After transmitting the last data (MSB data)	
Receive interrupt	After receiving STOP bit	



3.2. Description Type B(1)

3.2.1. Applicable products and chapter of the description

Product name	Chapter of the description
TMPM461F10FG, TMPM461F15FG, TMPM462F10FG, TMPM462F15FG	14.4.6.2

ype B(1)	
iginal description (Red	box)
Interrupt source	Interrupt generation timing
Overrun error generation	After a stop bit is received when FIFO is full.
Break error interrupt	After a stop bit is received.
Parity error generation	After a parity data is received.
Framing error generation	After bit data that generates frame over is received.
Reception timeout interrupt	After data is received in receive FIFO, then 511 clocks of Baud16 has elapsed.
Transmission interrupt	After MSB of last data is transmitted.
Reception interrupt	After a stop bit is received.

3.3. Description Type B(2)

3.3.1. Applicable products and chapter of the description

Product name	Chapter of the description
TMPM343FDXBG, TMPM343F10XBG, TMPM366F20AFG (Note)	16.4.6.2
TMPM381FWFG, TMPM381FWDFG, TMPM383FSUG, TMPM383FSEFG, TMPM383FWUG, TMPM383FWEFG, TMPM3V4FSUG, TMPM3V4FSEFG, TMPM3V4FWUG, TMPM3V4FWEFG, TMPM3V6FWFG, TMPM3V6FWDFG	11.4.6.2
TMPM440FEXBG, TMPM440F10XBG	26.4.6.2

Note: The chapter in a section of the Universal Asynchronous Receiver-Transmitter Circuit with 50% duty mode (UART).

	riginal description (Red box)			
Interrupt source		Interrupt generation timing		
Overrun error generation	After a stop bit is	received when FIFO is full.		
Break error interrupt	After a stop bit is	received.		
Parity error generation	After a parity data	After a parity data is received.		
Framing error generation	After bit data that	After bit data that generates frame over is received.		
Reception timeout interrupt	After data is recei	ved in receive FIFO, then 511 clocks of Baud16 has elapsed.		
	When the FIFO is unused:	After the transmission is enabled, when a START bit and STOP bit in the first byte of the transmission data are sent, a transmit interrupt occurs. In the second byte and the following byte, a transmit interrupt occurs only when a STOP bit is sent.		
Transmission interrupt		(In this case, each interrupt is cleared after the transmit data is written.)		
	When the FIFO is used:	When a STOP bit is sent (after the MSB data is transmitted), if the amount of data in the FIFO is the same level as the specified level of FIFO, a transmit interrupt occurs.		
Reception interrupt	When the FIFO is unused:	A receive interrupt occurs when the FUART receives a STOP bit.		
	When the FIFO is used:	A receive interrupt occurs when the FUART receives a STOP bit included in the data that fills the FIFO to the specified level.		

3.4. Description Type B(3)

3.4.1. Applicable products and chapter of the description

Product name	Chapter of the description
TMPM4G6FDFG, TMPM4G6FEFG, TMPM4G6F10FG, TMPM4G7FDFG, TMPM4G7FEFG, TMPM4G7F10FG, TMPM4G8FDFG, TMPM4G8FDXBG, TMPM4G8FEFG, TMPM4G8F10XBG, TMPM4G8F15FG, TMPM4G8F15XBG, TMPM4G9FDFG, TMPM4G9FDXBG, TMPM4G9FEFG, TMPM4G9FEXBG, TMPM4G9F10FG, TMPM4G9F10XBG, TMPM4G9F15FG, TMPM4G9F15XB	Reference Manual (Note) Full Universal Asynchronous Receiver Transmitter Circuit (FUART-B) 3.8.2

Note: In this reference manual, read UARTxIFLS with *[FURTxIFLS]*, UARTxICR with *[FURTxICR]*, UARTxFR with *[FURTxFR]*.

Type B(3)		
Original description (Red box)		
Interrupt source	Interrupt generation timing	
Overrun error generation	After a STOP bit is received when FIFO is full.	
Break error interrupt	After a STOP bit is received.	
Parity error generation	After a parity data is received.	
Framing error generation	After Bit data that generates frame over is received.	
Reception timeout interrupt	After data is received in receive FIFO, then 511 clocks of the transfer clock have elapsed.	
Transmission interrupt	1 byte hold register (FIFO is unused): After transmission has been enabled. For the first Byte, when START bit starts to transmit and when STOP bit starts to transmit. For the second Byte or later, when STOP bit starts to transmit (after each interrupt has been generated and the interrupt is cleared by each data write). FIFO is enabled: When the data count in FIFO becomes a set level at the start of STOP bit transmission (after MSB data is transmitted).	
Reception interrupt	byte hold register (FIFO is unused): After STOP bit is received. FIFO is enabled: After STOP bit is received when the data count in FIFO becomes a set level.	



3.5. Description Type C

3.5.1. Applicable products and chapter of the description.

Product name	Chapter of the description
TMPM46BF10FG	19.4.6.2

rpe C	
iginal description (Red	box)
Interrupt source	Interrupt generation timing
Overrun error generation	After a stop bit is received when FIFO is full.
Break error interrupt	After a stop bit is received.
Parity error generation	After a parity data is received.
Framing error generation	After bit data that generates frame over is received.
Reception timeout interrupt	After data is received in receive FIFO, then 511 clocks of Baud16 has elapsed.
Transmission interrupt	After MSB of last data is transmitted.
Reception interrupt	After a stop bit is received.

4. Revised description

The description of the transmission interrupt occurrence timing differs depending on the products, but the correct description is as follows in common.


4.1. The timing of occurring transmission interrupt

The transmission interrupt when the transmission FIFO is not used occurs when the transmission buffer becomes empty because it notifies the timing of writing to the transmission buffer for the next data. The transmission interrupt is automatically cleared when the next data is written to the transmission buffer. Therefore, it is not necessary to clear the transmission interrupt by software when continuously transmitting data (set UARTxICR<TXIC> to "1").

When the transmission is terminated, the final transmission data is transferred to the shift register, and the final transmission interrupt occurs when the transmission buffer becomes empty. If the next data is not written to the transmission buffer, the transmission interrupt can be intentionally cleared by executing clear by software in the interrupt handler (set UARTxICR <TXIC> to "1").

If you execute the transmission interrupt clear by software during data transmission (set UARTxICR <TXIC> to "1"), the transmission interrupt does not occur if you write the data to the transmission buffer at the same time as the STOP bit is generated. In order to generate the transmission interrupt reliably, do not clear the transmission interrupt by software, write data to the transmission buffer during data transmission, or write the data to the transmission buffer while UART transmission is stopped (when UARTxFR<BUSY> = "0").

End of document





Arm, Cortex and Thumb are registered trademarks of Arm Limited (or its subsidiaries) in the US and other countries.



<u>Introduction: Notes on the description of SFR (Special Function Register) under this specification</u>

An SFR (Special Function Register) is a control register for periperal circuits (IP).

The SFR addressses of IPs are described in the chapter on memory map, and the details of SFR are given in the chapter of each IP.

Definition of SFR used in this specification is in accordance with the following rules.

- a. SFR table of each IP as an example
 - SFR tables in each chapter of IP provides register names, addresses and brief descriptions.
 - All registers have a 32-bit unique address and the addresses of the registers are defined as follows, with some exceptions: "Base address + (Unique) address"

Base Address = 0x0000_0000

Register name	Address(Base+)	
Control register	SAMCR	0x0004
		0x000C

Note: SAMCR register address is 32 bits wide from the address 0x0000_0004 (Base Address(0x00000000) + unique address (0x0004)).

Note: The register shown above is an example for explanation purpose and not for demonstration purpose. This register does not exist in this microcontroller.

- b. SFR(register)
 - Each register basically consists of a 32-bit register (some exceptions).
 - The description of each register provides bits, bit symbols, types, initial values after reset and functions.



1.2.2 SAMCR(Control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	МС	DDE
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MODE				TDATA			
After reset	0	0	0	1	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-10	_	R	"0" can be read.
9-7	MODE[2:0]	R/W	Operation mode settings 000 : Sample mode 0 001 : Sample mode 1 010 : Sample mode 2 011 : Sample mode 3 The settings other than those above: Reserved
6-0	TDATA[6:0]	W	Transmitted data

Note: The Type is divided into three as shown below.

R / W READ WRITE
R READ
W WRITE

c. Data descriptopn

Meanings of symbols used in the SFR description are as shown below.

- x:channel numbers/ports
- n,m:bit numbers

d. Register descriptoption

Registers are described as shown below.

• Register name <Bit Symbol>

Exmaple: SAMCR<MODE>="000" or SAMCR<MODE[2:0]>="000"

<MODE[2:0]> indicates bit 2 to bit 0 in bit symbol mode (3bit width).

· Register name [Bit]

Example: SAMCR[9:7]="000"

It indicates bit 9 to bit 7 of the register SAMCR (32 bit width).

Revision History

Date	Revision	Comment
2012/11/07	1	First Release
2013/10/22	2	Contents Revised
2019/06/06	3	Contents Revised
2022/05/27	4	Contents Revised
2022/09/30	5	Contents Revised



CMOS 32-Bit Microcontroller

TMPM369FDFG TMPM369FDXBG

The TMPM369FDFG/XBG are a 32-bit RISC microprocessor with an Arm Cortex®M3 microprocessor core.

Product Name	ROM (FLASH)	RAM	Package
TMPM369FDFG	512 Kbyte	128 Kbyte	LQFP144
TMPM369FDXBG	512 Kbyle	126 Kbyle	TFBGA177

The outlines and features are as follows:

1.1 Features

- 1. Arm Cortex-M3 microprocessor core
 - a. Improved code efficiency has been realized through the use of Thumb®-2 instruction.
 - · New 16-bit Thumb instructions for improved program flow
 - · New 32-bit Thumb instructions for improved performance
 - New Thumb mixed 16-/32-bit instruction set can produce faster, more efficient code.
 - b. Both high performance and low power consumption have been achieved.
 - · High performance
 - A 32-bit multiplication ($32 \times 32 = 32$ bit) can be executed with one clock.
 - · Division takes between 2 and 12 cycles depending on dividend and devisor
 - · Low power consumption
 - · Optimized design using a low power consumption library
 - · Standby function that stops the operation of the micro controller core
 - c. High-speed interrupt response suitable for real-time control
 - · An interruptible long instruction.
 - · Stack push automatically handled by hardware.
- 2. High-speed programming & low power consumption using Toshiba NANO FLASH™ technology
 - · High-speed programming has an effect on mass production stage and developing device
 - · Low power consumption design
- 3. On-chip program memory and data memory
 - · On-chip FlashROM: 512K bytes
 - · On-chip RAM: 128K bytes
- 4. μDMA controller (μDMAC) : 32 channels / 2 units

Transfer object: On-chip memory, on-chip I/O and external memory

1.1 Features TMPM369FDFG/XBG

- 5. 16-bit timer (TMRB): 8 channels
 - · 16-bit interval timer mode
 - · 16-bit event counter mode
 - 16-bit PPG output (4-phase synchronous output supported)
 - · Input capture function
- 6. Real-time clock (RTC): 1 channel
 - · Clock (hour, minute and second)
 - · Calender (Month, week, date and leap year)
 - Operable regardless of operational modes (NORMAL/IDLE/STOP1/STOP2)
- 7. Watchdog timer (WDT): 1 channel

Watchdog timer (WDT) generates a reset or a non-maskable interrupt (NMI).

8. General-purpose serial interface (SIO/UART): 4 channels

Either UART mode or synchronous mode can be selected (4byte FIFO equipped)

9. Serial bus interface (I2C/SIO): 3 channels

Either I2C bus mode or synchronous mode can be selected.

10. Synchronous serial interface (SSP): 3 channels

Supports SPI/SSI/Microwire formats

Channel 0/1: 10MHz (Master), 3.3MHz (Slave) (@ fsys=80MHz)

Channel 2: 20MHz (Master), 6.6MHz (Slave) (@ fsys=80MHz)

11. UART: 2 channels

Either 8-wired UART or IrDA 1.0 mode can be selected.

- 12. 12-bit AD converter (ADC): 16 channels/ 2 units
 - · Start by an internal timer trigger
 - · Fixed channel/scan mode
 - · Single/repeat mode
 - AD monitoring 2ch
 - Conversion speed 1.0 μs (@fsys = 80 MHz in normal mode)
 - High-speed conversion using interleave mode (conversion speed max. 0.5μs)
- 13. 10-bit DA converter (DAC): 2 channels
 - VREFH cutting function (Power down mode)
 - · Output current: 1mA
 - Settling time: 1µs
 - · Signal generation function
- 14. USB2.0 full-speed device: 1 channel
 - · Conforms to Universal Serial Bus Specification Rev2.0
 - End point : 8 channels
 - Control/Bulk/Interrupt/Isochronous mode
 - Full-speed 12Mbps (Low speed is not available.)



- 15. USB2.0 full-speed host: 1 channel
 - · Conforms to Universal Serial Bus Specification Rev2.0
 - · Conforms to OpenHCI for Release 1.0a
 - · Control/Bulk/Interrupt/Isochronous mode
 - Full-speed 12Mbps (Low speed is not available.)

16. CAN2.0: 1 channel

- Supports Version 2.0B Active
- 32 mailboxes
- Maximum transfer rate: 1Mbps
- 17. Ethernet MAC: 1 channel
 - IEEE802.3u-compliant
 - Flow control (IEEE802.3x/back pressure method)
 - Supports 10Mbps/100Mbps
 - Supports MII (Media Independent Interface)
 - · High-speed communication using dedicated DMA and total 8K bytes FIFO
 - · Magic packet detection function
- 18. Remote control signal preprocessor (RMC): 1 channel
 - · Can receive up to 72 bits data at a time
 - · Noise canceller
 - · Reader code detection
- 19. Multi-purpose timer (MPT): 4 channels
 - Motor control (PMD : 2 channels)
 - · IGBT control
 - 16-bit timer
- 20. Encoder input function (ENC): 2 channels

Support incremental type encoder

- 21. LVD/POR function: 1 unit
- 22. Oscillation Frequency Detection (OFD): 1 unit
- 23. External bus interface (EBIF): 1 unit
 - · Supports separate/multiplex bus: 8-bit/16-bit width
 - Chip select/wait controller: 4 channels
- 24. Interrupt source
 - Internal: 112 factors. The order of precedence can be set over 7 levels (except the watchdog timer interrupt).
 - External: 16 factors. The order of precedence can be set over 7 levels.
- 25. Non maskable interrupt (NMI)

NMI is generated by Watchdog timer, LVD and NMI pin.

Page 3 2022/09/30

1.1 Features TMPM369FDFG/XBG

26. Input/ output ports

Input/output 101 pins (Two 5V tolerant input included), output: 1 pin

27. Low power cunsumption mode

```
IDLE, STOP1, STOP2
```

IDLE: CPU stops

STOP1/STOP2 : All circuits stop except RTC and remote control signal preprocessor

(In STOP2 mode, partial circuit is shut-down.)

28. Clock generator

- On-chip PLL (switchable multiplier among 3-, 4-, 5-, 6-, 8- and 10-fold)
- Clock gear function: The high-speed clock can be divided into 1/1, 1/2, 1/4, 1/8 or 1/16.

29. Endian

Little endian

30. Debug interface

JTAG/SWD/SWV/TRACE (DATA 4 bits)

31. Maximum operating frequency

80MHz (External oscillator@8MHz/10MHz/16MHz or internal oscillator@10MHz)

32. Operating voltage range

```
2.7V to 3.6V (When USB is not used)
```

3.0V to 3.45V (When USB is used)

33. Temperature range

- -40 to 85 degrees (except during Flash writing/erasing)
- 0 to 70 degrees (during Flash writing/erasing)

34. Package

```
LQFP144 (20mm x 20mm, 0.5mm pitch)
```

TFBGA177 (11mm x 11mm, 0.65mm pitch)



1.2 Block Diagram




Figure 1-1 TMPM369FDFG/XBG Block Diagram

Page 5 2022/09/30

1.3 Pin Layout TMPM369FDFG/XBG

1.3 Pin Layout

Figure 1-2 shows the pin layout of TMPM369FDFG.




Figure 1-2 Pin Layout

Top View



Figure 1-3 shows the pin layout of TMPM369FDXBG.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Α	PJ3	PI7	PI6	PI4	AVSSB	DVSSA	PA1	PA6	PA7	DVDD3A	DVSSA	PL1	PL0	PM2	РМ3
В	PJ4	PJ2	PJ0	PI5	AVDD3B	PA0	PA2	PA5	PB0	PL6	PL5	PL2	PM1	PK1	PK0
С	PJ5	PJ6	PJ1	MODE	RESET	NMI	PA3	PA4	PB1	PL7	PL4	PL3	PM0	PK2	DVDD3A
D	VREFLB	VREFHB	PJ7	BSC	NC	NC	NC	NC	NC	NC	NC	PN0	PK4	PK3	DVSSA
Ε	PI0	AVDD3A	AVSSA	NC	NC							PN2	PN1	DVSSB	DVSSB
F	PI1	PI2	PI3	NC								PN4	PN3	DVSSB	USB- HDP
G	VREFLA	VREFHA	AVDD3 _DA	NC								DVSSB	PN5	DVSSB	USB- HDM
Н	DA0	DA1	FTEST3	NC								PH0	DVSSB	DVSSB	DVDD3B
J	AVSS _DA	DVSSA	DVDD3A	NC								PH2	PH1	DVSSB	USB- DDP
K	PC0	PC1	PC3	NC								PH4	PH3	DVSSB	USB- DDM
L	PC2	PE0	PE1	NC								РН6	PH5	DVSSB	DVSSB
М	PE2	PE3	PE5	NC	NC	NC	NC	NC	NC	NC	NC	РВ3	PH7	DVSSA	X1
N	PE6	PE4	PD2	PF0	PF2	PF4	PF5	PG2	PG3	PG6	PC5	PB2	PB4	DVDD3A	X2
Р	PE7	PD1	PD5	PD7	PF1	PF3	PF7	PG1	PG4	PG7	PC6	PC7	PB5	RVDD3	XT1
R	PD0	PD3	PD4	PD6	DVSSA	DVDD3A	PF6	PG0	PG5	PC4	DVSSA	DVSS3A	PB6	DVSSA	XT2

Figure 1-3 Pin Layout

Page 7 2022/09/30

1.3 Pin Layout TMPM369FDFG/XBG



1.4 Pin names and Functions

1.4.1 TMPM369FDFG (Sorted by Pin Number)

The following table shows the input/output pin names and functions of TMPM369FDFG.

Table 1-1 Pin Names and Functions (1/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function	1	PJ2 AINB6	Input/Output Input	Input/Output port Analog input
Function	2	PJ3 AINB7	Input/Output Input	Input/Output port Analog input
Function	3	PJ4 AINB8	Input/Output Input	Input/Output port Analog input
Function	4	PJ5 AINB9	Input/Output Input	Input/Output port Analog input
Function	5	PJ6 AINB10	Input/Output Input	Input/Output port Analog input
Function	6	PJ7 AINB11	Input/Output Input	Input/Output port Analog input
PS	7	VREFLB	-	Supplying the AD converter with a reference power supply. (note) VREFLB must be connected to power supply even if AD converter is not used.
PS	8	VREFHB	-	Supplying the AD converter with a reference power supply. (note) VREFHB must be connected to power supply even if AD converter is not used.
PS	9	AVDD3A	-	Supplying the AD converter with a power supply. (note) AVDD3A must be connected to power supply even if AD converter is not used.
PS	10	AVSSA	-	AD converter GND pin (note) AVSSA must be connected to GND even if the AD converter is not used.
Function	11	PI0 AINA0 INT9	Input/Output Input Input	Input/Output port Analog input External interrupt pin
Function	12	PI1 AINA1 INTA	Input/Output Input Input	Input/Output port Analog input External interrupt pin
Function	13	PI2 AINA2 INTB	Input/Output Input Input	Input/Output port Analog input External interrupt pin
Function	14	PI3 AINA3 INTC DMAREQ	Input/Output Input Input Input	Input/Output port Analog input External interrupt pin DMA request pin
PS	15	VREFLA	-	Supplying the AD converter with a reference power supply. (note) VREFLA must be connected to power supply even if AD converter is not used.
PS	16	VREFHA	-	Supplying the AD converter with a reference power supply. (note) VREFHB must be connected to power supply even if AD converter is not used.
PS	17	AVDD3_DA	-	Supplying the DA converter with a power supply. (note) AVDD3_DA must be connected to power supply even if DA converter is not used.

Page 9 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-1 Pin Names and Functions (2/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function	18	DA0	Output	DA converter analog output pin
Function	19	DA1	Output	DA converter analog output pin
PS	20	AVSS_DA	-	Supplying the DA converter GND pin (note) AVSS_DA must be connected to GND even if DA converter is not used.
TEST	21	FTEST3	-	TEST pin (note) TEST pin must be left OPEN.
PS	22	DVSSA	-	GND pin
Function	23	PC0 A0 INTE	Input/Output Output Input	Input/Output port Address bus External interrupt pin
Function	24	PC1 A1 INTF	Input/Output Output Input	Input/Output port Address bus External interrupt pin
Function	25	PC2 A2	Input/Output Output	Input/Output port Address bus
Function	26	PC3 A3	Input/Output Output	Input/Output port Address bus
Function	27	PE0 A0 A16 INT4 TB0IN	Input/Output Output Output Input Input	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) Address bus Address bus External interrupt pin Inputting the timer B capture trigger
Function	28	PE1 RXD0 A1 A17 INT5 TB1IN	Input/Output Input Output Output Input Input Input	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) SIO receive pin Address bus Address bus External interrupt pin Inputting the timer B capture trigger
Function	29	PE2 TXD0 A2 A18 TB1OUT	Input/Output Output Output Output Output OUTput	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) SIO transmit pin Address bus Address bus Timer B output
Function	30	PE3 SCLK0 A3 A19 CTS0 TB0OUT	Input/Output Input/Output Output Output Input Output Output Output	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) SIO clock pin Address bus Address bus Handshake pin Timer B output pin



Table 1-1 Pin Names and Functions (3/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
PS	31	DVDD3A	-	Power supply pin
Function	32	PE4 SCLK1 A4 A20 CTS1 TB2OUT	Input/Output Input/Output Output Output Input Output Output	Input/Output port SIO clock pin Address bus Address bus Handshake pin Timer B output pin
Function	33	PE5 TXD1 A5 A21	Input/Output Output Output Output Output	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) SIO transmit pin Address bus Address bus
Function	34	PE6 RXD1 A6 A22	Input/Output Input Output Output	Input/Output port SIO receive pin Address bus Address bus
Function	35	PE7 A7 A23 INT6 TB2IN	Input/Output Output Output Input Input	Input/Output port Address bus Address bus External interrupt pin Inputting the timer B capture trigger
Function	36	PD0 A8	Input/Output Output	Input/Output port Address bus
Function	37	PD1 A9	Input/Output Output	Input/Output port Address bus
Function	38	PD2 A10	Input/Output Output	Input/Output port Address bus
Function	39	PD3 A11	Input/Output Output	Input/Output port Address bus
Function	40	PD4 A12	Input/Output Output	Input/Output port Address bus
Function	41	PD5 A13	Input/Output Output	Input/Output port Address bus
Function	42	PD6 A14	Input/Output Output	Input/Output port Address bus
Function	43	PD7 A15	Input/Output Output	Input/Output port Address bus
PS	44	DVSSA	-	GND pin
Function	45	PF0 D0/AD0 CTS4	Input/Output Input/Output Input	Input/Output port Data bus/address data bus pin Handshake pin

Page 11 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-1 Pin Names and Functions (4/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function	46	PF1 D1/AD1 TXD4 IROUT4	Input/Output Input/Output Output Output	Input/Output port Data bus/address data bus pin UART transmit pin IrDA1.0 transmit pin
Function	47	PF2 D2/AD2 RXD4 IRIN4	Input/Output Input/Output Input Input	Input/Output port Data bus/address data bus pin UART receive pin IrDA1.0 receive pin
Function	48	PF3 D3/AD3 RTS4	Input/Output Input/Output Output	Input/Output port Data bus/address data bus pin UART Modem control (RTS)
PS	49	DVDD3A	-	Power supply pin
Function	50	PF4 D4/AD4 INT0 DCD4	Input/Output Input/Output Input Input	Input/Output port Data bus/address data bus pin External interrupt pin Modem status (DCD)
Function	51	PF5 D5/AD5 ENCZ0 RIN4 SCK1	Input/Output Input/Output Input Input Input Input/Output	Input/Output port Data bus/address data bus pin Z-phase input pin Modem status (RIN) SIO mode clock pin
Function	52	PF6 D6/AD6 ENCB0 DSR4 SI1/SCL1	Input/Output Input/Output Input Input Input Input/Output	Input/Output port Data bus/address data bus pin B-phase input pin Modem status (DSR) SIO mode receive pin, I2C mode clock pin
Function	53	PF7 D7/AD7 ENCA0 DTR4 SO1/SDA1	Input/Output Input/Output Input Output Input/Output	Input/Output port Data bus/address data bus pin A-phase input pin Modem control (DTR) SIO mode transmit pin, I2C mode transmit/receive pin
Function	54	PG0 D8/AD8 MT0IN	Input/Output Input/Output Input	Input/Output port Data bus/address data bus pin Multi-purpose timer (IGBT mode) input pin
Function	55	PG1 D9/AD9 EMG0 GEMG0	Input/Output Input/Output Input Input	Input/Output port Data bus/address data bus pin Multi-purpose timer (PMD mode abnormal status detection input Multi-purpose timer (IGBT mode abnormal status detection input
Function	56	PG2 D10/AD10 ZO0 MTOUT10 MTTB0IN	Input/Output Input/Output Output Output Input	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) Z-phase output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) input pin



Table 1-1 Pin Names and Functions (5/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function	57	PG3 D11/AD11 WO0 MTOUT00 MTTB0OUT	Input/Output Input/Output Output Output Output Output	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) W-phase output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) output pin
Function	58	PG4 D12/AD12 YO0 SP1CLK	Input/Output Input/Output Output Input/Output	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) Y-phase output pin SSP clock pin
Function	59	PG5 D13/AD13 VO0 SP1DO	Input/Output Input/Output Output Output	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) V-phase output pin SSP data output pin
Function	60	PG6 D14/AD14 XO0 SP1DI	Input/Output Input/Output Output Input	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) X-phase output pin SSP data input pin
Function	61	PG7 D15/AD15 UO0 SP1FSS	Input/Output Input/Output Output Input/Output	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) U-phase output pin SSP frame/slave selection pin
Function	62	PC4 A4	Input/Output Output	Input/Output port Address bus
Function	63	PC5 A5	Input/Output Output	Input/Output port Address bus
Function	64	PC6 A6	Input/Output Output	Input/Output port Address bus
Function	65	PC7 A7	Input/Output Output	Input/Output port Address bus
PS	66	DVSSA	-	GND pin
Function	67	PB2 WR SP2CLK MTOUT03 MTTB3OUT	Input/Output Output Input/Output Output Output	Input/Output port Write strobe pin SSP clock pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) output pin
Function	68	PB3 RD SP2DO MTOUT13 MTTB3IN	Input/Output Output Output Output Input	Input/Output port Read strobe pin SSP data output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) input pin

Page 13 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-1 Pin Names and Functions (6/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function	69	PB4 CS0 SP2DI GEMG3 INT7	Input/Output Output Input Input Input	Input/Output port Chip select pin Output SSP data input pin Multi-purpose timer read strobe pin (IGBT mode) abnormal status detection input External interrupt pin
Function	70	PB5 ALE SP2FSS MT3IN INT1	Input/Output Output Input/Output Input Input	Input/Output port Address latch enable pin SSP frame/slave selection pin Multi-purpose timer (IGBT mode) input pin External interrupt pin
Function/ Control	71	PB6 BELL SCOUT TB3OUT BOOT	Output Output Output Output Input	Output port Byte enable pin Internal clock output pin Timer B output pin Boot mode pin (This port is used for single boot mode. Refer to "Flash" for more detail.)
PS	72	DVDD3A	-	Power supply pin
Function	73	PH7 EM_LINK TB3IN	Input/Output Input Input	Input/Output port LINK signal (IEEE802.3) Inputting the timer B capture trigger
Function	74	PH6 EM_MAGICP	Input/Output Output	Input/Output port Magic packet detection (IEEE802.3)
Function	75	PH5 EM_ETOMOD TB4IN	Input/Output Output Input	Input/Output port External mode output (IEEE802.3) Inputting the timer B capture trigger
Function	76	PH4 EM_TPAUSE	Input/Output Output	Input/Output port Transmitting PAUSE frame(IEEE802.3)
Function	77	PH3 CS3 CA_RX MTOUT02 MTTB2OUT EM_RPAUSE	Input/Output Output Input Output Output Output Output	Input/Output port Chip select pin CAN receive data Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) output pin Pause in receiving (IEEE802.3)
Function	78	PH2 CS2 CA_TX MTOUT12 MTTB2IN SCK2	Input/Output Output Output Output Input Input/Output	Input/Output port Chip select pin CAN transmit data Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) input pin SIO mode clock pin
Function	79	PH1 CS1 TB4OUT GEMG2 SI2/SCL2	Input/Output Output Output Input Input/Output	Input/Output port Chip select pin Timer B output pin Multi-purpose timer (IGBT mode) abnormal status detection input SIO mode receive pin, I2C mode clock pin



Table 1-1 Pin Names and Functions (7/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function	80	PH0 BELH TB5OUT MT2IN SO2/SDA2	Input/Output Output Output Input Input Input/Output	Input/Output port Byte enable pin Timer B output pin Multi-purpose timer (IGBT mode) input pin SIO mode transmit pin, I2C mode transmit/receive pin
PS	81	DVSSA	-	GND pin
PS	82	RVDD3	-	Power supply pin
Clock	83	XT2	Output	Connect to a Low-speed oscillator
Clock	84	XT1	Input	Connect to a Low-speed oscillator
PS	85	DVDD3A	-	Power supply pin
Clock	86	X2	Output	Connect to a high-speed oscillator
PS	87	DVSSA	-	GND pin
Clock	88	X1	Input	Connect to a high-speed oscillator
PS	89	DVSSB	-	GND pin
Function	90	USB-DDM	Input/Output	USB data minus (device) (Note) Pulled-down USB-DDM when USB device is not used.
Function	91	USB-DDP	Input/Output	USB data plus (device) (Note) Pulled-down USB-DDP when USB device is not used.
PS	92	DVDD3B	-	Power supply pin
Function	93	USB-HDM	Input/Output	USB data minus (host) (Note) Pulled-down USB-HDM when USB host is not used.
Function	94	USB-HDP	Input/Output	USB data plus (host) (Note) Pulled-down USB-HDP when USB host is not used.
PS	95	DVSSB	-	GND pin
Function	96	PN5 EM_TXCLK TB6IN	Input/Output Input Input	Input/Output port MII interface (IEEE802.3) Inputting the timer B capture trigger
Function	97	PN4 EM_TXEN TB7IN	Input/Output0 Output Input	Input/Output port MII interface (IEEE802.3) Inputting the timer B capture trigger
Function	98	PN3 EM_TXD3	Input/Output Output	Input/Output port MII interface (IEEE802.3)
Function	99	PN2 EM_TXD2	Input/Output Output	Input/Output port MII interface (IEEE802.3)
Function	100	PN1 EM_TXD1	Input/Output Output	Input/Output port MII interface (IEEE802.3)
Function	101	PN0 EM_TXD0	Input/Output Output	Input/Output port MII interface (IEEE802.3)
PS	102	DVSSA	-	GND pin

Page 15 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-1 Pin Names and Functions (8/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
PS	103	DVDD3A	-	Power supply pin
Function	104	PK4 RXIN SP0CLK SCK0	Input/Output Input Input/Output Input/Output	Input/Output port Remote control input pin SSP clock pin SIO mode clock pin
Function	105	PK3 USBHPON SP0DO SI0/SCL0	Input/Output Output Output Input/Output	Input/Output port USB power-on output (host) SSP data output pin SIO mode receive pin, I2C mode clock pin
Function	106	PK2 USB_ECLK SP0DI SO0/SDA0	Input/Output Input Input Input Input/Output	Input/Output port USB clock input SSP data input pin SIO mode transmit pin, I2C mode transmit/receive pin
Function	107	PK1 USBOC SP0FSS INT8 TB6OUT	Input/Output Output Input/Output Input Output	Input/Output port USB over current SSP frame/slave selection pin External interrupt pin Timer B output pin
Function	108	PK0 USBDPON (INTD)	Input/Output Input (Input)	Input/Output port (5V tolerant input) (note) USB power-on detection (USB device) (External interrupt pin)
Function	109	PM3 ADTRGB	Input/Output Input	Input/Output port (5V tolerant input) (note) External activation pin for AD converter
Function	110	PM2 EM_COL ENCZ1	Input/Output Input Input	Input/Output port MII interface (IEEE802.3) Encoder Input
Function	111	PM1 EM_MDC ENCB1	Input/Output Output Input	Input/Output port MII interface (IEEE802.3) Encoder Input
Function	112	PM0 EM_MDIO ENCA1	Input/Output Input/Output Input	Input/Output port (5V tolerant input) (note) MII interface (IEEE802.3) Encoder Input
Function	113	PL0 EM_RXCLK INT2 MT1IN ADTRGA	Input/Output Input Input Input Input Input	Input/Output port MII interface (IEEE802.3) External interrupt pin Multi-purpose timer (IGBT mode) input pin External activation pin for AD converter



Table 1-1 Pin Names and Functions (9/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function	114	PL1 EM_CRS EMG1 GEMG1 DATRG RXD2	Input/Output Input Input Input Input Input Input	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) abnormal status detection input Multi-purpose timer (IGBT mode) abnormal status detection input External activation pin for DA converter SIO receive pin
Function	115	PL2 EM_RXDV ZO1 MTOUT11 MTTB1IN TXD2	Input/Output Input Output Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) Z-phase output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) input pin SIO transmit pin
Function	116	PL3 EM_RXER W01 MTOUT01 MTTB1OUT SCLK2 CTS2	Input/Output Input Output Output Output Input/Output Input	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) W-phase output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) output pin SIO clock pin Handshake pin
Function	117	PL4 EM_RXD0 YO1	Input/Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) Y-phase output pin
Function	118	PL5 EM_RXD1 VO1	Input/Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) V-phase output pin
Function	119	PL6 EM_RXD2 XO1	Input/Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) X-phase output pin
Function	120	PL7 EM_RXD3 UO1	Input/Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) U-phase output pin
PS	121	DVSSA	-	GND pin
PS	122	DVDD3A	-	Power supply pin
Function/ Debug	123	PB1 TRACEDATA3 RXD3	Input/Output Output Input	Input/Output port Debug pin SIO receive pin
Function/ Debug	124	PB0 TRACEDATA2 TXD3	Input/Output Output Output	Input/Output port Debug pin SIO transmit pin
Function/ Debug	125	PA7 TRACEDATA1 CTS5 SCLK3 CTS3 TB7OUT	Input/Output Output Input Input/Output Input Output	Input/Output port Debug pin Handshake pin SIO clock pin Handshake pin Timer B output pin

Page 17 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-1 Pin Names and Functions (10/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function/ Debug	126	PA6 TRACEDATA0 TXD5 IROUT5	Input/Output Output Output Output	Input/Output port Debug pin UART transmit pin IrDA1.0 transmit pin
Function/ Debug	127	PA5 TRACECLK RXD5 IRIN5	Input/Output Output Input Input	Input/Output port Debug pin UART receive pin IrDA1.0 receive pin
Function/ Debug	128	PA4 TRST RTS5	Input/Output Input Output	Input/Output port Debug pin Modem control(RTS)
Function/ Debug	129	PA3 TDI DCD5 INT3	Input/Output Input Input Input	Input/Output port Debug pin Modem status (DCD) External interrupt pin
Function/ Debug	130	PA2 TCK/SWCLK RIN5	Input/Output Input Input	Input/Output port Debug pin Modem status (RIN)
Function/ Debug	131	PA1 TMS/SWDIO DSR5	Input/Output Input./Output Input	Input/Output port Debug pin Modem status (DSR)
Function/ Debug	132	PA0 TDO/SWV DTR5	Input/Output Output Output	Input port Debug pin Modem control (DTR)
PS	133	DVSSA	-	GND pin
Function	134	NMI	Input	Non-maskable interrupt
Function	135	RESET	Input	Reset input pin
Control	136	MODE	Input	Mode pin (note) MODE must be connected to GND.
PS	137	AVDD3B	-	Supplying the AD converter with a power supply. (note) AVDD3 must be connected to power supply even if AD converter is not used.
PS	138	AVSSB	-	AD converter GND pin (note) AVSSB must be connected to GND even if the AD converter is not used.
Function	139	PI4 AINB0	Input/Output Input	Input/Output port Analog input
Function	140	PI5 AINB1	Input/Output Input	Input/Output port Analog input



Table 1-1 Pin Names and Functions (11/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function	141	PI6 AINB2	Input/Output Input	Input/Output port Analog input
Function	142	PI7 AINB3	Input/Output Input	Input/Output port Analog input
Function	143	PJ0 AINB4	Input/Output Input	Input/Output port Analog input
Function	144	PJ1 AINB5	Input/Output Input	Input/Output port Analog input

Note:Only when input is enabled, these pins tolerate 5V inputs. Note that these pins cannot be pulled up over the power supply voltage when using as open-drain output.

Page 19 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

1.4.2 TMPM369FDXBG (Sorted by Port name)

The following table shows the input/output pin names and functions of TMPM369FDXBG.

Table 1-2 Pin Names and Functions (1/11)

Туре	Pin No.	Pin Name	Input/ Output	Function
Function/ Debug	В6	PA0 TDO/SWV DTR5	Input/Output Output Output	Input port Debug pin Modem control (DTR)
Function/ Debug	A7	PA1 TMS/SWDIO DSR5	Input/Output Input./Output Input	Input/Output port Debug pin Modem status (DSR)
Function/ Debug	В7	PA2 TCK/SWCLK RIN5	Input/Output Input Input	Input/Output port Debug pin Modem status (RIN)
Function/ Debug	C7	PA3 TDI DCD5 INT3	Input/Output Input Input Input	Input/Output port Debug pin Modem status (DCD) External interrupt pin
Function/ Debug	C8	PA4 TRST RTS5	Input/Output Input Output	Input/Output port Debug pin Modem control(RTS)
Function/ Debug	В8	PA5 TRACECLK RXD5 IRIN5	Input/Output Output Input Input	Input/Output port Debug pin UART receive pin IrDA1.0 receive pin
Function/ Debug	A8	PA6 TRACEDATA0 TXD5 IROUT5	Input/Output Output Output Output Output	Input/Output port Debug pin UART transmit pin IrDA1.0 transmit pin
Function/ Debug	A9	PA7 TRACEDATA1 CTS5 SCLK3 CTS3 TB7OUT	Input/Output Output Input Input/Output Input Output	Input/Output port Debug pin Handshake pin SIO clock pin Handshake pin Timer B output pin
Function/ Debug	В9	PB0 TRACEDATA2 TXD3	Input/Output Output Output	Input/Output port Debug pin SIO transmit pin
Function/ Debug	C9	PB1 TRACEDATA3 RXD3	Input/Output Output Input	Input/Output port Debug pin SIO receive pin



Table 1-2 Pin Names and Functions (2/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
Function	N12	PB2 WR SP2CLK MTOUT03 MTTB3OUT	Input/Output Output Input/Output Output Output Output	Input/Output port Write strobe pin SSP clock pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) output pin	
Function	M12	PB3 RD SP2DO MTOUT13 MTTB3IN	Input/Output Output Output Output Input	Input/Output port Read strobe pin SSP data output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) input pin	
Function	N13	PB4 CS0 SP2DI GEMG3 INT7	Input/Output Output Input Input Input	Input/Output port Chip select pin Output SSP data input pin Multi-purpose timer read strobe pin (IGBT mode) abnormal status detection input External interrupt pin	
Function	P13	PB5 ALE SP2FSS MT3IN INT1	Input/Output Output Input/Output Input Input	Input/Output port Address latch enable pin SSP frame/slave selection pin Multi-purpose timer (IGBT mode) input pin External interrupt pin	
Function/ Control	R13	PB6 BELL SCOUT TB3OUT BOOT	Output Output Output Output Input	Output port Byte enable pin Internal clock output pin Timer B output pin Boot mode pin (This port is used for single boot mode. Refer to "Flash" for more detail.)	
Function	K1	PC0 A0 INTE	Input/Output Output Input	Input/Output port Address bus External interrupt pin	
Function	K2	PC1 A1 INTF	Input/Output Output Input	Input/Output port Address bus External interrupt pin	
Function	L1	PC2 A2	Input/Output Output	Input/Output port Address bus	
Function	КЗ	PC3 A3	Input/Output Output	Input/Output port Address bus	
Function	R10	PC4 A4	Input/Output Output	Input/Output port Address bus	
Function	N11	PC5 A5	Input/Output Output	Input/Output port Address bus	
Function	P11	PC6 A6	Input/Output Output	Input/Output port Address bus	
Function	P12	PC7 A7	Input/Output Output	Input/Output port Address bus	
Function	R1	PD0 A8	Input/Output Output	Input/Output port Address bus	

Page 21 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-2 Pin Names and Functions (3/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
Function	P2	PD1 A9	Input/Output Output	Input/Output port Address bus	
Function	N3	PD2 A10	Input/Output Output	Input/Output port Address bus	
Function	R2	PD3 A11	Input/Output Output	Input/Output port Address bus	
Function	R3	PD4 A12	Input/Output Output	Input/Output port Address bus	
Function	P3	PD5 A13	Input/Output Output	Input/Output port Address bus	
Function	R4	PD6 A14	Input/Output Output	Input/Output port Address bus	
Function	P4	PD7 A15	Input/Output Output	Input/Output port Address bus	
Function	L2	PE0 A0 A16 INT4 TB0IN	Input/Output Output Output Input Input	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) Address bus Address bus External interrupt pin Inputting the timer B capture trigger	
Function	L3	PE1 RXD0 A1 A17 INT5 TB1IN	Input/Output Input Output Output Input Input	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) SIO receive pin Address bus Address bus External interrupt pin Inputting the timer B capture trigger	
Function	M1	PE2 TXD0 A2 A18 TB1OUT	Input/Output Output Output Output Output OUTput	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) SIO transmit pin Address bus Address bus Timer B output	
Function	M2	PE3 SCLK0 A3 A19 CTS0 TB0OUT	Input/Output Input/Output Output Output Input Output Output	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) SIO clock pin Address bus Address bus Handshake pin Timer B output pin	
Function	N2	PE4 SCLK1 A4 A20 CTS1 TB2OUT	Input/Output Input/Output Output Output Input Output Output	Input/Output port SIO clock pin Address bus Address bus Handshake pin Timer B output pin	



Table 1-2 Pin Names and Functions (4/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
Function	М3	PE5 TXD1 A5 A21	Input/Output Output Output Output	Input/Output port (This port is used for single boot mode. Refer to "Flash" for more detail.) SIO transmit pin Address bus Address bus	
Function	N1	PE6 RXD1 A6 A22	Input/Output Input Output Output	Input/Output port SIO receive pin Address bus Address bus	
Function	P1	PE7 A7 A23 INT6 TB2IN	Input/Output Output Output Input Input	Input/Output port Address bus Address bus External interrupt pin Inputting the timer B capture trigger	
Function	N4	PF0 D0/AD0 CTS4	Input/Output Input/Output Input	Input/Output port Data bus/address data bus pin Handshake pin	
Function	P5	PF1 D1/AD1 TXD4 IROUT4	Input/Output Input/Output Output Output	Input/Output port Data bus/address data bus pin UART transmit pin IrDA1.0 transmit pin	
Function	N5	PF2 D2/AD2 RXD4 IRIN4	Input/Output Input/Output Input Input	Input/Output port Data bus/address data bus pin UART receive pin IrDA1.0 receive pin	
Function	P6	PF3 D3/AD3 RTS4	Input/Output Input/Output Output	Input/Output port Data bus/address data bus pin UART Modem control (RTS)	
Function	N6	PF4 D4/AD4 INT0 DCD4	Input/Output Input/Output Input Input	Input/Output port Data bus/address data bus pin External interrupt pin Modem status (DCD)	
Function	N7	PF5 D5/AD5 ENCZ0 RIN4 SCK1	Input/Output Input/Output Input Input Input Input	Input/Output port Data bus/address data bus pin Z-phase input pin Modem status (RIN) SIO mode clock pin	
Function	R7	PF6 D6/AD6 ENCB0 DSR4 SI1/SCL1	Input/Output Input/Output Input Input Input Input	SIO mode clock pin Input/Output port Data bus/address data bus pin B-phase input pin Modem status (DSR) SIO mode receive pin, I2C mode clock pin	

Page 23 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-2 Pin Names and Functions (5/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
Function	P7	PF7 D7/AD7 ENCA0 DTR4 SO1/SDA1	Input/Output Input/Output Input Output Input/Output	Input/Output port Data bus/address data bus pin A-phase input pin Modem control (DTR) SIO mode transmit pin, I2C mode transmit/receive pin	
Function	R8	PG0 D8/AD8 MT0IN	Input/Output Input/Output Input	Input/Output port Data bus/address data bus pin Multi-purpose timer (IGBT mode) input pin	
Function	P8	PG1 D9/AD9 EMG0 GEMG0	Input/Output Input/Output Input Input	Input/Output port Data bus/address data bus pin Multi-purpose timer (PMD mode abnormal status detection input Multi-purpose timer (IGBT mode abnormal status detection input	
Function	N8	PG2 D10/AD10 ZO0 MTOUT10 MTTB0IN	Input/Output Input/Output Output Output Input	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) Z-phase output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) input pin	
Function	N9	PG3 D11/AD11 WO0 MTOUT00 MTTB0OUT	Input/Output Input/Output Output Output Output Output	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) W-phase output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) output pin	
Function	P9	PG4 D12/AD12 YO0 SP1CLK	Input/Output Input/Output Output Input/Output	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) Y-phase output pin SSP clock pin	
Function	R9	PG5 D13/AD13 VO0 SP1DO	Input/Output Input/Output Output Output	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) V-phase output pin SSP data output pin	
Function	N10	PG6 D14/AD14 XO0 SP1DI	Input/Output Input/Output Output Input	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) X-phase output pin SSP data input pin	
Function	P10	PG7 D15/AD15 UO0 SP1FSS	Input/Output Input/Output Output Input/Output	Input/Output port Data bus/address data bus Multi-purpose timer (PMD mode) U-phase output pin SSP frame/slave selection pin	
Function	H12	PH0 BELH TB5OUT MT2IN SO2/SDA2	Input/Output Output Output Input Input/Output	SSP frame/slave selection pin Input/Output port Byte enable pin Timer B output pin Multi-purpose timer (IGBT mode) input pin SIO mode transmit pin, I2C mode transmit/receive pin	



Table 1-2 Pin Names and Functions (6/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
Function	J13	PH1 CS1 TB4OUT GEMG2 SI2/SCL2	Input/Output Output Output Input Input Input/Output	Input/Output port Chip select pin Timer B output pin Multi-purpose timer (IGBT mode) abnormal status detection input SIO mode receive pin, I2C mode clock pin	
Function	J12	PH2 CS2 CA_TX MTOUT12 MTTB2IN SCK2	Input/Output Output Output Output Input Input Input/Output	Input/Output port Chip select pin CAN transmit data Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) input pin SIO mode clock pin	
Function	K13	PH3 CS3 CA_RX MTOUT02 MTTB2OUT EM_RPAUSE	Input/Output Output Input Output Output Output Output	Input/Output port Chip select pin CAN receive data Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) output pin Pause in receiving (IEEE802.3)	
Function	K12	PH4 EM_TPAUSE	Input/Output Output	Input/Output port Transmitting PAUSE frame(IEEE802.3)	
Function	L13	PH5 EM_ETOMOD TB4IN	Input/Output Output Input	Input/Output port External mode output (IEEE802.3) Inputting the timer B capture trigger	
Function	L12	PH6 EM_MAGICP	Input/Output Output	Input/Output port Magic packet detection (IEEE802.3)	
Function	M13	PH7 EM_LINK TB3IN	Input/Output Input Input	Input/Output port LINK signal (IEEE802.3) Inputting the timer B capture trigger	
Function	E1	PI0 AINA0 INT9	Input/Output Input Input	Input/Output port Analog input External interrupt pin	
Function	F1	PI1 AINA1 INTA	Input/Output Input Input	Input/Output port Analog input External interrupt pin	
Function	F2	PI2 AINA2 INTB	Input/Output Input Input	Input/Output port Analog input External interrupt pin	
Function	F3	PI3 AINA3 INTC DMAREQ	Input/Output Input Input Input	Input/Output port Analog input External interrupt pin DMA request pin	
Function	A4	PI4 AINB0	Input/Output Input	Input/Output port Analog input	
Function	В4	PI5 AINB1	Input/Output Input	Input/Output port Analog input	

Page 25 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-2 Pin Names and Functions (7/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
Function	А3	PI6 AINB2	Input/Output Input	Input/Output port Analog input	
Function	A2	PI7 AINB3	Input/Output Input	Input/Output port Analog input	
Function	В3	PJ0 AINB4	Input/Output Input	Input/Output port Analog input	
Function	СЗ	PJ1 AINB5	Input/Output Input	Input/Output port Analog input	
Function	B2	PJ2 AINB6	Input/Output Input	Input/Output port Analog input	
Function	A1	PJ3 AINB7	Input/Output Input	Input/Output port Analog input	
Function	B1	PJ4 AINB8	Input/Output Input	Input/Output port Analog input	
Function	C1	PJ5 AINB9	Input/Output Input	Input/Output port Analog input	
Function	C2	PJ6 AINB10	Input/Output Input	Input/Output port Analog input	
Function	D3	PJ7 AINB11	Input/Output Input	Input/Output port Analog input	
Function	B15	PK0 USBDPON (INTD)	Input/Output Input (Input)	Input/Output port (5V tolerant input) (note) USB power-on detection (USB device) (External interrupt pin)	
Function	B14	PK1 USBOC SP0FSS INT8 TB6OUT	Input/Output Output Input/Output Input Output Output	Input/Output port USB over current SSP frame/slave selection pin External interrupt pin Timer B output pin	
Function	C14	PK2 USB_ECLK SP0DI SO0/SDA0	Input/Output Input Input Input/Output	Input/Output port USB clock input SSP data input pin SIO mode transmit pin, I2C mode transmit/receive pin	
Function	D14	PK3 USBHPON SP0DO SI0/SCL0	Input/Output Output Output Input/Output	Input/Output port USB power-on output (host) SSP data output pin SIO mode receive pin, I2C mode clock pin	
Function	D13	PK4 RXIN SP0CLK SCK0	Input/Output Input Input/Output Input/Output	Input/Output port Remote control input pin SSP clock pin SIO mode clock pin	



Table 1-2 Pin Names and Functions (8/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
Function	A13	PL0 EM_RXCLK INT2 MT1IN ADTRGA	Input/Output Input Input Input Input Input	Input/Output port MII interface (IEEE802.3) External interrupt pin Multi-purpose timer (IGBT mode) input pin External activation pin for AD converter	
Function	A12	PL1 EM_CRS EMG1 GEMG1 DATRG RXD2	Input/Output Input Input Input Input Input Input Input	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) abnormal status detection input Multi-purpose timer (IGBT mode) abnormal status detection input External activation pin for DA converter SIO receive pin	
Function	B12	PL2 EM_RXDV ZO1 MTOUT11 MTTB1IN TXD2	Input/Output Input Output Output Input Output Output Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) Z-phase output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) input pin SIO transmit pin	
Function	C12	PL3 EM_RXER W01 MTOUT01 MTTB1OUT SCLK2 CTS2	Input/Output Input Output Output Output Input/Output Input/Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) W-phase output pin Multi-purpose timer (IGBT mode) output pin Multi-purpose timer (timer mode) output pin SIO clock pin Handshake pin	
Function	C11	PL4 EM_RXD0 YO1	Input/Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) Y-phase output pin	
Function	B11	PL5 EM_RXD1 VO1	Input/Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) V-phase output pin	
Function	B10	PL6 EM_RXD2 XO1	Input/Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) X-phase output pin	
Function	C10	PL7 EM_RXD3 UO1	Input/Output Input Output	Input/Output port MII interface (IEEE802.3) Multi-purpose timer (PMD mode) U-phase output pin	
Function	C13	PM0 EM_MDIO ENCA1	Input/Output Input/Output Input	Input/Output port (5V tolerant input) (note) MII interface (IEEE802.3) Encoder Input	
Function	B13	PM1 EM_MDC ENCB1	Input/Output Output Input	Input/Output port MII interface (IEEE802.3) Encoder Input	
Function	A14	PM2 EM_COL ENCZ1	Input/Output Input Input	Input/Output port MII interface (IEEE802.3) Encoder Input	

Page 27 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-2 Pin Names and Functions (9/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
Function	A15	PM3 ADTRGB	Input/Output Input	Input/Output port External activation pin for AD converter	
Function	D12	PN0 EM_TXD0	Input/Output Output	Input/Output port MII interface (IEEE802.3)	
Function	E13	PN1 EM_TXD1	Input/Output Output	Input/Output port MII interface (IEEE802.3)	
Function	E12	PN2 EM_TXD2	Input/Output Output	Input/Output port MII interface (IEEE802.3)	
Function	F13	PN3 EM_TXD3	Input/Output Output	Input/Output port MII interface (IEEE802.3)	
Function	F12	PN4 EM_TXEN TB7IN	Input/Output0 Output Input	Input/Output port MII interface (IEEE802.3) Inputting the timer B capture trigger	
Function	G13	PN5 EM_TXCLK TB6IN	Input/Output Input Input	Input/Output port MII interface (IEEE802.3) Inputting the timer B capture trigger	
Function	C6	NMI	Input	Non-maskable interrupt	
Function	G15	USB-HDM	Input/Output	USB data minus (Host) (Note) Pulled-down USB-HDM when USB host is not used.	
Function	F15	USB-HDP	Input/Output	USB data plus (Host) (Note) Pulled-down USB-HDP when USB host is not used.	
Function	K15	USB-DDM	Input/Output	USB data minus (Device) (Note) Pulled-down USB-DDM when USB device is not used.	
Function	J15	USB-DDP	Input/Output	USB data plus (Device) (Note) Pulled-down USB-DDP when USB device is not used.	
Function	H1	DA0	Output	DA converter analog output pin	
Function	H2	DA1	Output	DA converter analog output pin	
Clock	M15	X1	Input	Connect to a high-speed oscillator	
Clock	N15	X2	Output	Connect to a high-speed oscillator	
Clock	P15	XT1	Input	Connect to a Low-speed oscillator	
Clock	R15	XT2	Output	Connect to a Low-speed oscillator	
Control	C4	MODE	Input	Mode pin (note) MODE must be connected to GND.	
Function	C5	RESET	Input	Reset input pin	
Control	D4	BSC	-	JTAG Boundary scan control pin (Note) BSC must be connected to GND if boundary scan is not used.	
TEST	НЗ	FTEST3	-	TEST pin (note) TEST pin must be left OPEN.	



Table 1-2 Pin Names and Functions (10/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
PS	G3	AVDD3_DA	-	Supplying the DA converter with a power supply. (note) AVDD3_DA must be connected to power supply even if DA converter is not used.	
PS	J1	AVSS_DA	-	Supplying the DA converter GND pin (note) AVSS_DA must be connected to GND even if DA converter is not used.	
PS	E2	AVDD3A	-	Supplying the AD converter with a power supply. (note) AVDD3A must be connected to power supply even if AD converter is not used.	
PS	B5	AVDD3B	-	Supplying the AD converter with a power supply. (note) AVDD3B must be connected to power supply even if AD converter is not used.	
PS	E3	AVSSA	-	AD converter GND pin (note) AVSSA must be connected to GND even if the AD converter is not used.	
PS	A5	AVSSB	-	AD converter GND pin (note) AVSSB must be connected to GND even if the AD converter is not used.	
PS	G2	VREFHA	-	Supplying the AD converter with a reference power supply. (note) VREFHB must be connected to power supply even if AD converter is not used.	
PS	D2	VREFHB	-	Supplying the AD converter with a reference power supply. (note) VREFHB must be connected to power supply even if AD converter is not used.	
PS	G1	VREFLA	-	Supplying the AD converter with a reference power supply. (note) VREFLA must be connected to power supply even if AD converter is not used.	
PS	D1	VREFLB	-	Supplying the AD converter with a reference power supply. (note) VREFLB must be connected to power supply even if AD converter is not used.	
PS	A10	DVDD3A	-	Power supply pin	
PS	C15	DVDD3A	-	Power supply pin	
PS	J3	DVDD3A	-	Power supply pin	
PS	N14	DVDD3A	-	Power supply pin	
PS	R6	DVDD3A	-	Power supply pin	
PS	R12	DVDD3A	-	Power supply pin	
PS	H15	DVDD3B	-	Power supply pin	
PS	A6	DVSSA	-	GND pin	
PS	A11	DVSSA	-	GND pin	
PS	D15	DVSSA	-	GND pin	
PS	J2	DVSSA	-	GND pin	
PS	M14	DVSSA	-	GND pin	
PS	R5	DVSSA	-	GND pin	
PS	R11	DVSSA	-	GND pin	

Page 29 2022/09/30

1.4 Pin names and Functions TMPM369FDFG/XBG

Table 1-2 Pin Names and Functions (11/11)

Туре	Pin No.	Pin Name	Input/ Output	Function	
PS	R14	DVSSA	-	GND pin	
PS	E14	DVSSB	-	GND pin	
PS	E15	DVSSB	-	GND pin	
PS	F14	DVSSB	-	GND pin	
PS	G12	DVSSB	-	GND pin	
PS	G14	DVSSB	-	GND pin	
PS	H13	DVSSB	-	GND pin	
PS	H14	DVSSB	-	Power supply pin	
PS	J14	DVSSB	-	Power supply pin	
PS	K14	DVSSB	-	Power supply pin	
PS	L14	DVSSB	-	Power supply pin	
PS	L15	DVSSB	-	Power supply pin	
PS	P14	RVDD3	-	Power supply pin	

Note:Only when input is enabled, these pins tolerate 5V inputs. Note that these pins cannot be pulled up over the power supply voltage when using as open-drain output.



1.5 Power Supplies and Power Supplied Pins

Table 1-3 Power supplies and power supplied pins (TMPM369FDFG)

Power supply	Voltage range	Pin No.	Power supplied pin
DVDD3A	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	31 49 72 85 103 122	PA0-7, PB0-6, PC0-7,PD0-7, PE0-7, PF0-7, PG0-7, PH0-7,
DVSSA	0V	22 44 66 81 87 102 121 133	PK0-4, PL0-7, PM0-3, PN0-4, X1, X2, XT1, XT2, RESET, NMI, MODE
DVDD3B	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	92	USB-DDM, USB-DDP
DVSSB	0V	89 95	USB-HDM, USB-HDP
AVDD3A	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	9	PI0-3
AVSSA	0V	10	
AVDD3B	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	137	Pl4-Pl7 PJ0-7
AVSSB	0V	138	PJ0-7
AVDD3_DA	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	17	DA0
AVSS_DA	0V	20	DA1
RVDD3	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	82	-

Power supply	Voltage range	Pin No.	Power supplied pin
DVDD3A	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	A10 C15 J3 N14 R6 R12	PA0-7, PB0-6, PC0-7,PD0-7, PE0-7, PF0-7, PG0-7, PH0-7,
DVSSA	0V	A6 A11 D15 J2 M14 R5 R11	PK0-4, PL0-7, PM0-3, PN0-4, X1, X2, XT1, XT2, RESET, NMI, MODE BSC
DVDD3B	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	H15	
DVSSB	0V	E14 E15 F14 G12 G14 H13 H14 J14 K14 L14	USB-DDM, USB-DDP USB-HDM, USB-HDP
AVDD3A	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	E2	PI0-3
AVSSA	0V	E3	
AVDD3B	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	B5	PI4-PI7 PJ0-7
AVSSB	0V	A5	
AVDD3_DA	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	G3	DA0 DA1
AVSS_DA	0V	J1	2.11
RVDD3	2.7V to 3.6V 3.0 to 3.45V (when USB is used.)	P14	-



2. Processor Core

The TX03 series has a high-performance 32-bit processor core (the Arm Cortex-M3 processor core). For information on the operations of this processor core, please refer to the "Cortex-M3 Technical Reference Manual" issued by Arm Limited. This chapter describes the functions unique to the TX03 series that are not explained in that document.

2.1 Information on the processor core

The following table shows the revision of the processor core in the TMPM369FDFG/XBG.

Refer to the detailed information about the CPU core and architecture, refer to the Arm manual "Cortex-M series processors" in the following URL:

http://infocenter.arm.com/help/index.jsp

Product Name	Core Revision
TMPM369FDFG	0.4
TMPM369FDXBG	r2p1

2.2 Configurable Options

The Cortex-M3 core has optional blocks. The optional blocks of the revision r2p1 are ETM and MPU. The following table shows the configurable options in the TMPM369FDFG/XBG.

Feature	Configure option			
FPB	Two literal comparators Six instruction comparators			
DWT	Four comparators			
ITM	Present			
MPU	Absent			
ETM	Present			
AHB-AP	Present			
AHB Trace Macrocell In- terface	Absent			
TPIU	Present			
WIC	Absent			
Debug Port	JTAG / Serial wire			
Bit Band	Present			
constant AHB control	Absent			

Page 33 2022/09/30

2.3 Exceptions/ Interruptions

2.3 Exceptions/ Interruptions

Exceptions and interruptions are described in the following section.

2.3.1 Number of Interrupt Inputs

The number of interrupt inputs can optionally be defined from 1 to 240 in the Cortex-M3 core.

TMPM369FDFG/XBG have 128 interrupt inputs. The number of interrupt inputs is reflected in <INTLINESNUM [4:0]> bit of NVIC register. In this product, if read <INTLINESNUM[4:0]> bit, 0x00 is read out.

2.3.2 Number of Priority Level Interrupt Bits

The Cortex-M3 core can optionally configure the number of priority level interrupt bits from 3 bits to 8 bits.

TMPM369FDFG/XBG have 3 priority level interrupt bits. The number of priority level interrupt bits is used for as-signing a priority level in the interrupt priority registers and system handler priority registers.

2.3.3 SysTick

The Cortex-M3 core has a SysTick timer which can generate SysTick exception.

For the detail of SysTick exception, refer to the section of "SysTick" in the exception and the register of SysTick in the NVIC register.

2.3.4 SYSRESETREQ

The Cortex-M3 core outputs SYSRESETREQ signal when <SYSRESETREQ> bit of Application Interrupt and Reset Control Register are set.

TMPM369FDFG/XBG provides the same operation when SYSRESETREQ signal are output.

2.3.5 LOCKUP

When irreparable exception generates, the Cortex-M3 core outputs LOCKUP signal to show a serious error included in software.

TMPM369FDFG/XBG does not use this signal. To return from LOCKUP status, it is necessary to use non-maskable interruput (NMI) or reset.

2.3.6 Auxiliary Fault Status register

The Cortex-M3 core provides auxiliary fault status registers to supply additional system fault information to software.

However, TMPM369FDFG/XBG are not defined this function. If auxiliary fault status register is read, always "0x0000 0000" is read out.



2.4 Events

The Cortex-M3 core has event output signals and event input signals. An event output signal is output by SEV instruction execution. If an event is input, the core returns from low-power consumption mode caused by WFE instruction.

TMPM369FDFG/XBG does not use event output signals and event input signals. Please do not use SEV instruction and WFE instruction.

2.5 Power Management

The Cortex-M3 core provides power management system which uses SLEEPING signal and SLEEPDEEP signal. SLEEPDEEP signals are output when <SLEEPDEEP> bit of System Control Register is set.

These signals are output in the following circumstances:

- -Wait-For-Interrupt (WFI) instruction execution
- -Wait-For-Event (WFE) instruction execution

-the timing when interrupt-service-routine (ISR) exit in case that <SLEEPONEXIT> bit of System Control Register is set.

TMPM369FDFG does not use SLEEPDEEP signal so that <SLEEPDEEP> bit must not be set. And also event signal is not used so that please do not use WFE instruction.

For detail of power management, refer to the Chapter "Clock/Mode control."

2.6 Exclusive access

In Cortex-M3 core, the DCode bus system supports exclusive access. However TMPM369FDFG/XBG does not use this function.

Page 35 2022/09/30

2. Processor Core

2.6 Exclusive access TMPM369FDFG/XBG



3. Memory Map

3.1 Memory Map

The memory maps for TMPM369FDFG/XBG are based on the Arm Cortex-M3 processor core memory map. The internal ROM, internal RAM and special function registers (SFR) of TMPM369FDFG/XBG are mapped to the Code, SRAM and peripheral regions of the Cortex-M3 respectively. The special function register (SFR) means the control registers of all input/output ports and peripheral functions. The SRAM and SFR areas are all included in the bit-band region.


The CPU register area is the processor core's internal register region.

For more information on each region, see the "Cortex-M3 Technical Reference Manual".

Note that access to regions indicated as "Fault" causes a memory fault if memory faults are enabled, or causes a hard fault if memory faults are disabled. Also, do not access the vendor-specific region.

Page 37 2022/09/30

3.1 Memory Map TMPM369FDFG/XBG



Single chip mode

Single boot mode



3.2 Bus Matrix

This MCU contains four bus masters such as a CPU core, a μDMA controller, a USBD controller and a Ether-MAC contorller .

Bus masters connect to slave ports (S0 to S6) of Bus Matrix. In the bus matrix, master ports (M0 to M14) connect to peripheral functions via connections described as (o) in the following figure.


While multiple slaves are connected on the same bus master line in the Bus Matrix, if multiple slave accesses are generated at the same time, a priority is given to access from a master with the smallest slave number.

Page 39 2022/09/30

3.2 Bus Matrix TMPM369FDFG/XBG


3.2.1 Structure

3.2.1.1 Single chip mode





3.2.1.2 Single boot mode



3.2 Bus Matrix TMPM369FDFG/XBG

3.2.2 Connection table

3.2.2.1 Code area / SRAM area

(1) Single chip mode

Start Address			Ether MAC S0	USBD S0	μDMAC unitA S0	μDMAC unitB S1	Core S-Bus S2	Core D-Bus S3	Core I-Bus S4
0x0000_0000	Flash ROM	M0	Fault	Fault	Fault	Fault	Fault	0	О
0x0008_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x1000_0000	Reserved	-	Fault	Fault	Fault	Fault	Fault	Reserved	Reserved
0x1001_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x2000_0000	Backup RAM (mirror)	M1	0	0	0	0	0	Fault	Fault
0x2000_0800	Main RAM1_0	M2	0	0	0	0	0	Fault	Fault
0x2000_8000	Main RAM1_1	М3	0	0	0	0	0	Fault	Fault
0x2000_C000	Main RAM1_2	M4	0	0	0	0	0	Fault	Fault
0x2001_0000	Main RAM2	M5	0	0	0	0	0	Fault	Fault
0x2001_4000	Main RAM3	M6	0	0	0	0	0	Fault	Fault
0x2001_8000	Main RAM4	M7	0	0	0	0	0	Fault	Fault
0x2002_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x2200_0000	Bit band alias	-	Fault	Fault	Fault	Fault	0	Fault	Fault
0x2240_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault



(2) Single boot mode

Start Address			Ether MAC S0	USBD S1	μDMAC unitA S2	μDMAC unitB S3	Core S-Bus S4	Core D-Bus S5	Core I-Bus S6
0x0000_0000	Boot ROM	M8	Fault	Fault	Fault	Fault	Fault	0	0
0x0000_2800	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x2000_0000	Backup RAM	M1	0	0	0	0	0	Fault	Fault
0x2000_0800	Main RAM1_0	M2	0	0	0	0	0	Fault	Fault
0x2000_8000	Main RAM1_1	M3	0	0	0	0	0	Fault	Fault
0x2000_C000	Main RAM1_2	M4	0	0	0	0	0	Fault	Fault
0x2001_0000	Main RAM2	M5	0	0	0	0	0	Fault	Fault
0x2001_4000	Main RAM3	M6	0	0	0	0	0	Fault	Fault
0x2001_8000	Main RAM4	M7	0	0	0	0	0	Fault	Fault
0x2002_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x2000_0000	Bit band alias	-	Fault	Fault	Fault	Fault	0	Fault	Fault
0x2240_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x3F7F_C000	Reserved	-	Fault	Fault	Fault	Fault	Reserved	Fault	Fault
0x3F7F_E800	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x3F80_0000	Flash ROM (mirror)	-	Fault	Fault	Fault	Fault	0	Fault	Fault
0x3F88_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault

Note: Please do not access the address range given in Reserved.

3.2 Bus Matrix TMPM369FDFG/XBG

3.2.2.2 Peripheral area / External bus area

Start Address			Ether MAC	USBD	μDMAC unitA	μDMAC unitB	Core S-Bus	Core D-Bus	Core I-Bus
			S0	S1	S2	S3	S4	S5	S6
0x4004_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x4000_5000	CAN	M10	Fault	Fault	0	0	0	Fault	Fault
0x4000_6000	USBH	M14	Fault	Fault	0	0	0	Fault	Fault
0x4000_7000	Fault	•	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x4000_8000	USBD	M14	Fault	Fault	o	0	0	Fault	Fault
0x4000_9000	Fault	1	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x4000_A000	Ether MAC	M14	Fault	Fault	0	0	0	Fault	Fault
0x4000_C000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x4004_0000	SSP	M12	Fault	Fault	0	0	0	Fault	Fault
0x4004_8000	UART	M12	Fault	Fault	0	0	0	Fault	Fault
0x4004_C000	μDMAC unitA(SFR)	M12	Fault	Fault	0	0	0	Fault	Fault
0x4004_D000	μDMAC unitB(SFR)	M13	Fault	Fault	0	0	0	Fault	Fault
0x4005_0000	ADC	M13	Fault	Fault	0	0	0	Fault	Fault
0x4005_2000	ADCILV	M13	Fault	Fault	0	0	0	Fault	Fault
0x4005_4000	DAC	M13	Fault	Fault	0	0	0	Fault	Fault
0x4005_C000	EBIF(SFR)	M13	Fault	Fault	0	0	0	Fault	Fault
0x4005_D000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x400C_0000	PORT		Fault	Fault	0	0	0	Fault	Fault
0x400C_4000	TMRB)	Fault	Fault	0	0	0	Fault	Fault
0x400C_7000	MPT	}	Fault	Fault	0	0	0	Fault	Fault
0x400C_C000	RTC		Fault	Fault	0	0	0	Fault	Fault
0x400E_0000	SBI	}	Fault	Fault	0	0	0	Fault	Fault
0x400E_1000	SIO/UART)	Fault	Fault	0	0	0	Fault	Fault
0x400E_7000	RMC	}	Fault	Fault	0	0	0	Fault	Fault
0x400F_1000	OFD		Fault	Fault	0	0	0	Fault	Fault
0x400F_2000	WDT	M11	Fault	Fault	0	0	0	Fault	Fault
0x400F_3000	CG		Fault	Fault	0	0	0	Fault	Fault
0x400F_3000	USBPLLIF		Fault	Fault	0	0	0	Fault	Fault
0x400F_3000	IDSCIF		Fault	Fault	0	0	0	Fault	Fault
0x400F_3200	TRMOSC		Fault	Fault	0	0	0	Fault	Fault
0x400F_4000	LVD		Fault	Fault	0	0	0	Fault	Fault
0x400F_6000	PMD		Fault	Fault	0	0	0	Fault	Fault
0x400F_6000	MPT		Fault	Fault	0	0	0	Fault	Fault
0x400F_7000	ENC		Fault	Fault	0	0	0	Fault	Fault
0x4010_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x41FF_F000	FLASH	M11	Fault	Fault	0	0	0	Fault	Fault
0x4200_0000	Bit band alias	-	Fault	Fault	Fault	Fault	0	Fault	Fault
0x4400_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault
0x6000_0000	EBIF	M9	0	0	0	0	0	Fault	Fault
0x6400_0000	Fault	-	Fault	Fault	Fault	Fault	Fault	Fault	Fault



3.2.3 Address lists of peripheral functions

Do not access to addresses in the peripheral area except control registers. For details of control registers, refer to Chapter of each peripheral functions.

Peripheral Function		Base Address
CAN Controller (CAN)	ch1	0x4000_5000
USB Host Controller (USBH)	ch1	0x4000 6000
USB Device Controller (USBD)	ch1	0x4000 8000
Ethernet Controller (EMAC)	ch1	0x4000 A000
,	ch0	0x4004_0000
Synchronous Serial Port (SSP)	ch1	0x4004_1000
	ch2	0x4004_2000
	ch4	0x4004_8000
Asynchronous Serial Channel (UART)	ch5	0x4004_9000
UDAMA Caratrallar (UDAMAC)	unitA	0x4004_C000
μDMA Controller (μDMAC)	unitB	0x4004_D000
	unitA	0x4005_0000
Analog / Digital Converter (ADC)	unitB	0x4005_1000
	ADCILV	0x4005_2000
Digital / Analog Converte r(DAC)	unitA	0x4005_4000
Digital / Alialog Converte (DAC)	unitB	0x4005_5000
External bus interface (EBIF)		0x4005_C000
	PORTA	0x400C_0000
	PORTB	0x400C_0100
	PORTC	0x400C_0200
	PORTD	0x400C_0300
	PORTE	0x400C_0400
	PORTF	0x400C_0500
Input / Output port	PORTG	0x400C_0600
	PORTH	0x400C_0700
	PORTI	0x400C_0800
	PORTJ	0x400C_0900
	PORTK	0x400C_0A00
	PORTL	0x400C_0B00
	PORTM	0x400C_0C00
	PORTN	0x400C_0D00
	ch0	0x400C_4000
	ch1	0x400C_4100
	ch2	0x400C_4200
16-bit Timer / Event Counters (TMRB)	ch3	0x400C_4300
10-bit Timer / Event Counters (TWIND)	ch4	0x400C_4400
	ch5	0x400C_4500
	ch6	0x400C_4600
	ch7	0x400C_4700
	MPT0	0x400C_7000
	MPT1	0x400C_7100
16-bit Multi-Purpose Timer (MPT)	MPT2	0x400C_7200
	MPT3	0x400C_7300
	PMD0	0x400F_6000
	PMD1	0x400F_6100

Page 45 2022/09/30

3.2 Bus Matrix TMPM369FDFG/XBG

Peripheral Function	Base Address			
Real Time Clock (RTC)		0x400C_C000		
	ch0	0x400E_0000		
Serial Bus Interface (I2C/SIO)	ch1	0x400E_0100		
	ch2	0x400E_0200		
	ch0	0x400E_1000		
0 : 101 1 (010 // APT)	ch1	0x400E_1100		
Serial Channel (SIO/UART)	ch2	0x400E_1200		
	ch3	0x400E_1300		
Remote control signal preprocessor (RMC)		0x400E_7000		
Ocsillation Frequency Detector (OFD)		0x400F_1000		
Watchdog Timer(WDT)		0x400F_2000		
Clock/Mode control		0x400F_3000		
Internal High-speed Oscillation Adjustment (TRMOSC)	0x400F_3200			
Low Voltage Detection Circuit (LVD)	0x400F_4000			
Encoder Input Circuit (ENC)	ch0	0x400F_7000		
	0x400F_7100			
Flash Control	0x41FF_F000			



4. Internal High-speed Oscillation Adjustment Function (TRMOSC)

TMPM369FDFG/XBG have the internal high-speed oscillation adjustment function.

Note: This adjustment function is not applicable to the reference clock for OFD.

- 4. Internal High-speed Oscillation Adjustment Function (TRMOSC)
- 4.1 Register Description TMPM369FDFG/XBG

4.1 Register Description

4.1.1 Register List

The control registers and its addresses are as follows:

Base Address = 0x400F_3200

Register name	Address(Base+)	
Protect register	TRMOSCPRO	0x0000
Enable register	TRMOSCEN	0x0004
Initial trimming value monitoring register	TRMOSCINIT	0x0008
Trimming value setting register	TRMOSCSET	0x000C



4.1.2 TRMOSCPRO (Protect register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				PRO	TECT		-	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PROTECT	R/W	Writing register control 0xC1 : Enable Other than 0xC1 : Disable When "0xC1" is set, TRMOSCEN, TRMOSCINIT and TRMOSCSET are allowed to write.

Page 49 2022/09/30

4.1 Register Description TMPM369FDFG/XBG

4.1.3 TRMOSCEN (Enable register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	TRIMEN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	_	R	Read as "0".
0	TRIMEN	R/W	Trimming control
			0 : Disable
			1 : Enable
			When "1" is set, a trimming value of the internal oscillator is switched to a value read from TRIMOSCINIT to a value set in TRMOSCSET.



4.1.4 TRMOSCINIT (Initial trimming value monitoring register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	TRIMINITC					
After reset	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	TRIMINITF			
After reset	0	0	0	0	Undefined Undefined Undefined Undefined		Undefined	

Bit	Bit Symbol	Туре	Function	
31-14	_	R	Read as "0".	
13-8	TRIMINITC	R	nitial coarse trimming value	
			Reads an initial coarse trimming value before shipping.	
7-4	_	R	Read as "0".	
3-0	TRIMINITF	R	Initial delicate trimming value	
			Reads an initial delicate trimming value before shipping.	

Note: For details about the specific setting and adjustment value of coarse trimming and delicate trimming, refer to Section"4.2.2 Adjustment range".

Page 51 2022/09/30

4.1 Register Description TMPM369FDFG/XBG

4.1.5 TRMOSCSET (Trimming value setting register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	TRIMSETC					
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	TRIMSETF			
After reset	0	0	0	0	0 0 0		0	

Bit	Bit Symbol	Туре	Function
31-14	_	R	Read as "0".
13-8	TRIMSETC	RW	Coarse trimming value setting
			Sets a coarse trimming value.
7-4	_	R	Read as "0".
3-0	TRIMSETF	RW	Delicate trimming value setting
			Sets a delicate trimming value.

Note: For details about the specific setting and adjustment value of coarse trimming and delicate trimming, refer to Section"4.2.2 Adjustment range".



4.2 Operational Description

4.2.1 Adjustment

Oscillation is adjusted using coarse trimming values and delicate trimming values.

The value setting before shipping can be checked with TRMOSCINIT<TRIMINITC> or <TRIMINITF>.

When the value changing, set a new value to TRMOSCSET<TRIMSETC> or <TRIMSETF>. By setting "1" to TRMOSCEN<TRIMEN>, a setting value of the internal oscillator will be changed.

Note: After reset, writing to TRMOSCSET and TRMOSCEN is prohibited. When writing to these bits, TRMOSCPRO<PROTECT> must be set to "0xC1".

4.2.2 Adjustment range

In the coarse trimming, -57.6% to +55.8% adjustment by 1.8%-step is feasible. In the delicate trimming, -2.4% to +2.1% adjustment by 0.3%-step is feasible. Table 4-1 and Table 4-2 show a adjustment range.

Note: Each step value is assumed based on the typical condition. In the coarse trimming, it has \pm 0.2% margin of error. In the delicate trimming, it has \pm 0.1% margin of error.

Table 4-1 Adjustment range of coarse trimming

Coarse trimming				
<trimsetc></trimsetc>	Frequency change (typ.)			
011111	+55.8%			
000001	+1.8%			
000000	±0%			
111111	-1.8%			
111110	-3.6%			
100000	-57.6%			

Table 4-2 Adjustment range delicate trimming

Delicate trimming				
<trimsetf></trimsetf>	Frequency change (typ.)			
0111	+2.1%			
0001	+0.3%			
0000	±0			
1111	-0.3%			
1110	-0.6%			
1000	-2.4%			

Page 53 2022/09/30

4.2 Operational Description TMPM369FDFG/XBG

4.2.3 Example of Internal High-speed Oscillation by using 16-bit timer/event counter (TMRB)

The internal oscillation adjustment function uses the pulse width measurement function of 16-bit timer/event counter (TMRB).

4.2.3.1 The way of input a pulse into TBxIN pin

First, choose an internal oscillator as a prescaler clock φT0 of TMRB.

Second, input a pulse from TBxIN. Third, capture an up-counter value at the rising edge of the pulse using the capture function.

Finally, determine the adjustment value using a difference between a frequency of TBxIN calculated with capture value and the actual frequency.




Figure 4-1 The way of input a pulse into TBxIN pin

4.2.3.2 The way of input fs into TB5IN

In TMPM369FDFG, fs is input into TB5IN. A pulse is made by TMRB ch5 which uses fs.

TB5OUT of TMRB ch5 is connected with TMRB ch6 and ch7 internally.

Choose an internal oscillator as a prescaler clock φT0 of TMRB ch6 or ch7.

Capture an up-counter value at the rising edge of the TB5OUT using the capture function.

Determine the adjustment value using a difference between a frequency of TBxIN calculated with capture value and the actual frequency.






Figure 4-2 The way of input fs into TB5IN

Page 55 2022/09/30

4. Internal High-speed Oscillation Adjustment Function (TRMOSC)

4.2 Operational Description TMPM369FDFG/XBG



5. Clock/Mode control

5.1 Outline

The clock/mode control block enables to select clock gear, prescaler clock and warm-up of the PLL clock multiplication circuit and oscillator.

There is also the low power consumption mode which can reduce power consumption by mode transitions.

This chapter describes how to control clock operating modes and mode transitions.

Page 57 2022/09/30

5.2 Registers TMPM369FDFG/XBG

5.2 Registers

5.2.1 Register List

The following table shows the Clock/Mode control related registers and addresses.

Base Address = 0x400F_3000

Register name		Address (Base+)
System control register	CGSYSCR	0x0000
Oscillation control register	CGOSCCR	0x0004
Standby control register	CGSTBYCR	0x0008
PLL selection register	CGPLLSEL	0x000C
Reserved	-	0x0010
Reserved	-	0x0014
Reserved	-	0x0015
Clock stop register for peripheral	CGCKSTP	0x0018
Reserved	-	0x001C
Reserved	-	0x0038
Protect register	CGPROTECT	0x003C

Note: Access to the "Reserved" area is prohibited.



5.2.2 CGSYSCR (System control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	FCSTOP	-	-	sco	SEL
After reset	0	0	0	0	0	0	0	1
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	FPSEL	-		PRCK	
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	GEAR		
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-21	-	R	Read as "0".
20	FCSTOP	R/W	ADC clock
			0: Active
			1: Stop
			Enables to stop providing ADC clock.
			ADC clock is provided after reset.
			Confirming that ADC is stopped or finished in advance is required when setting "1"(stop).
			Enables to confirm that ADC is stopped or finished.
19-18	-	R	Read as "0".
17-16	SCOSEL[1:0]	R/W	SCOUT out
			00: fs
			01: fsys/2
			10: fsys
			11: φΤ0
			Enables to output the specified clock from SCOUT pin.
15-14	-	R	Read as "0".
13	-	R/W	Write "0"
12	FPSEL	-	fperiph source clock
			0: fgear
			1: fc
			Specifies the source clock to fperiph.
			Selecting fc fixes fperiph regardless of the clock gear mode.
11	-	R	Read as "0".
10-8	PRCK[2:0]	R/W	Prescaler clock
			000: fperiph 100: fperiph/16
			001: fperiph/2 101: fperiph/32
			010: fperiph/4 110: Reserved
			011: fperiph/8 111: Reserved
			Specifies the prescaler clock to peripheral circuit.
7-3	_	R	Read as "0".
2-0	GEAR[2:0]	R/W	High-speed clock (fc) gear
			000: fc 100: fc/2
			001: Reserved 101: fc/4
			010: Reserved 110: fc/8
			011: Reserved 111: fc/16

Page 59 2022/09/30

5.2 Registers TMPM369FDFG/XBG

5.2.3 CGOSCCR (Oscillation control register)

	31	30	29	28	27	26	25	24
bit symbol			WUPT					
After reset	1	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol		WL	JPT		WUPSEL2	EHOSCSEL	OSCSEL	XEN2
After reset	0	0	0	0	0	0	0	1
	15	14	13	12	11	10	9	8
bit symbol	WU	PTL	-	-	-	XEN3	XTEN	XEN1
After reset	0	0	0	0	0	1	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	WUPSEL1	PLLON	WUEF	WUEON
After reset	0	0	1	1	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-20	WUPT[11:0]	R/W	Warm-up timer setup value.
			Setup the 16-bit timer for warm-up timer of upper 12-bits counter value.
19	WUPSEL2	R/W	High-speed warm-up clock.
			0: internal (f _{IHOSC})
			1: external (f _{EHOSC})
			Selects warm-up timer by high-speed oscillator. The warm-up timer is counted up by the selected clock.
18	EHOSCSEL	R/W	External oscillator.
			0: input external clock
			1: external oscillator
17	OSCSEL	R/W	High-speed oscillator
			0: internal high-speed oscillator
			1: external high-speed oscillator
16	XEN2	R/W	Internal high-speed oscillator operation (for SYS)
			0: Stop
			1: Oscillation
15-14	WUPTL[1:0]	R/W	Warm-up timer setup value.
			Setup the 16-bit timer for warm-up timer of lower 2-bits counter value, This is used for low-speed clock.
13-12	_	R/W	Write "0".
11	-	R	Read as "0".
10	XEN3	R/W	Internal high-speed oscillator operation (for OFD)
			0: Stop
			1: Oscillation
9	XTEN	R/W	External low-speed oscillator operation
			0: Stop
			1: Oscillation
8	XEN1	R/W	External high-speed oscillator operation
			0: Stop
			1: Oscillation
7-4	-	R/W	Write "0011"
3	WUPSEL1	R/W	Select warm-up timer
			0: High-speed
			1: Low-speed
2	PLLON	R/W	PLL (multiplying circuit) operation (note 3)
			0: Stop
			1: Oscillation



Bit	Bit Symbol	Туре	Function
1	WUEF	R	Status of warm-up timer (WUP)
			0: WUP finish
			1: WUP active
			Enables to monitor the status of the warm-up timer.
0	WUEON	W	Operation of warm-up timer (WUP)
			0: don't care
			1: warm-up timer start
			Enables to start the warm-up timer.
			Read as "0".

- Note 1: Refer to 5.6.9.1 about the Warm-up setup.
- Note 2: When selecting external oscillator (input external clock), select <OSCSEL> after setting <EHOSCSEL>. (Do not select simultaneously)
- Note 3: Refer to "5.3.5 Clock Multiplication Circuit (PLL)" about setting PLL.
- Note 4: Returning from the STOP1/STOP2 mode, related bits <WUPSEL2>, <OSCSEL>, <XEN3>, <XEN2>, <XEN1>, <PLLON> of the register CGOSCCR and CGPLLSEL<PLLSEL> are initialized because of internal high-speed oscillator starts up.
- Note 5: When using internal high-speed oscillator (IHOSC), do not use it as system clock which high accuracy assurance is required.

Page 61 2022/09/30

5.2 Registers TMPM369FDFG/XBG

5.2.4 CGSTBYCR (Standby control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	PTKEEP	DRVE
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset						10 - 0	9 - 0	
	-	-	-	-	-	-	-	-
	-	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-20	-	R	Read as "0".
19-18	-	R/W	Write "0".
17	PTKEEP	R/W	Keeps I/O control signal in STOP2 mode 0: Control by port
			Keep status when setting 0->1 (This register must be set before entering STOP2 mode)
16	DRVE	R/W	Pin status in STOP1 mode. 0: Inactive in STOP1 mode 1: Active in STOP1 mode
15-3	_	R	Read as "0".
2-0	STBY[2:0]	R/W	Low power consumption mode 000: Reserved 001: STOP1 010: Reserved 011: IDLE 100: Reserved 101: STOP2 110: Reserved 111: Reserved

Note: Access to the "Reserved" area is prohibited.



5.2.5 CGPLLSEL (PLL Selection Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				PLL	SET			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				PLLSET				PLLSEL
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as "0".
15-1	PLLSET[14:0]	R/W	PLL multiplying value (Do not use except below) 0x5917: Input clock 8MHz, output clock 48MHz (6 multiplying) 0x59A6: Input clock 8MHz, output clock 80MHz (10 multiplying) 0x729E: Input clock 10MHz, output clock 80MHz (8 multiplying) 0x5A0F: Input clock 12MHz, output clock 48MHz (4 multiplying) 0x6296: Input clock 12MHz, output clock 72MHz (6 multiplying) 0x720B: Input clock 16MHz, output clock 48MHz (3 multiplying) 0x3A92: Input clock 16MHz, output clock 80MHz (5 multiplying)
0	PLLSEL	R/W	Use of PLL 0: f _{osc} use 1: f _{PLL} use Specifies use or disuse of the clock multiplied by the PLL. "fosc (internal high-speed oscillator)" is automatically set after reset. Resetting is required when using the PLL.

Note 1: Select PLL multiplying value which is shown in Table 5-2.

Note 2: Refer to "5.3.5 Clock Multiplication Circuit (PLL)" about setting PLL.

Note 3: Returning from the STOP1/STOP2 mode, related bits <PLLSEL>, CGOSCCR<WUPSEL2>, <OSCSEL>, <XEN2>, <XEN1>, and <PLLON> are initialized because of internal high-speed oscillator starts up.

Page 63 2022/09/30

5.2 Registers TMPM369FDFG/XBG

5.2.6 CGCKSTP (Clock stop register for peripheral)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset				12 - 0		10 - 0	9 - 0	-
	-	-	-	-	-	-	-	-
	-	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as "0".
3	ETHSTP	R/W	EtherMac clock control
			0 : operation
			1 : clock stop
			Enable / disable EtherMac clock
2	CANSTP	R/W	CAN clock control
			0 : operation
			1 : clock stop
			Enable / disable CAN clock
1	USBHSTP	R/W	USBH clock control
			0 : operation
			1 : clock stop
			Enable / disable USBH clock
0	USBDSTP	R/W	USBD clock control
			0 : operation
			1 : clock stop
			Enable / disable USBD clock

Note: After reset, EtherMac, CAN, USBH and USBD clock are operated. Set register to "1" after confirming stop of a circuit operation.



5.2.7 CGPROTECT (Protect register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	CGPROTECT							
After reset	1	1	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
7-0	CGPROTECT	R/W	Register protection control
			0xC1 : Register write enable
			Except 0xC1 : Register write disable
			Initial value is "0xC1" as writing enable to each register and when writing except "0xC1", each register except CGPROTECT register can not be written.

Page 65 2022/09/30

5.3 Clock control TMPM369FDFG/XBG

5.3 Clock control

5.3.1 Clock Type

Each clock is defined as follows:

fosc : Clock generated by internal oscillator. Clock input from the X1 and X2 pins.

f_{PLL} : Clock multiplied by PLL.

fc : Clock specified by CGPLLSEL<PLLSEL> (High-speed clock)
fgear : Clock specified by CGSYSCR<GEAR[2:0]>(Gear Clock)

fsys : Clock specified by CGCKSEL (System clock)
fperiph : Clock specified by CGSYSCR<FPSEL[2:0]>

φT0 : Clock specified by CGSYSCR<PRCK[2:0]> (Prescaler clock)

The gear clock fgear and the prescaler clock $\phi T0$ are dividable as follows.

Gear clock : fc, fc/2, fc/4, fc/8, fc/16

Prescaler clock : fperiph/2, fperiph/4, fperiph/8, fperiph/16, fperiph/32

5.3.2 Initial Values after Reset

Reset operation initializes the clock configuration as follows.

Internal high-speed oscillator : oscillating
External high-speed oscillator : stop
PLL (phase locked loop circuit) : stop

Gear clock : fc (no frequency dividing)

Internal high-speed oscillator for OFD : stop

Reset operation causes all the clock configurations to be the same as fosc.

fc = fosc fsys = fosc $\phi T0 = fosc$



5.3.3 Clock system Diagram

Figure 5-1 shows the clock system diagram.

The input clocks to selector shown with an arrow are set as default after reset.




Figure 5-1 Clock Block Diagram

Page 67 2022/09/30

5.3 Clock control TMPM369FDFG/XBG

5.3.4 Warm-up function

The warm-up function secures the stability time for the oscillator of fs and the PLL with the warm-up timer when releasing STOP1 and STOP2. Refer to "5.6.8 Warm-up" for a detail.

How to configure the warm-up function.

1. Specify the count up clock

Specify the count up clock for the warm-up timer in the CGOSCCR<WUPSEL2>.

2. Specify the warm-up time

The warm-up time can be selected by setting the CGOSCCR<WUPT[11:0]><WUPTL[1:0]>. The value can be calculated by following formula with round lower 4 bit off, set to the bit of <WUPT [11:0]> for high-speed oscillation and set to the bit of <WUPT[11:0]><WUPTL[1:0]> for low-speed oscillation.

Warm-up time equation and setup example are shown below.

number of warm-up cycle =
$$\frac{\text{warm-up time to set}}{\text{input frequency cycle (s)}}$$

<example> When using high-speed oscillator 8MHz, and set warm-up time 5ms.

$$\frac{\text{warm-up time to set}}{\text{input frequency cycle (s)}} = \frac{5\text{ms}}{1/8\text{MHz}} = 40000 \text{ cycle} = 0x9C40$$

Round lower 4 bit off, set 0x9C4 to CGOSCCR<WUPT[11:0]>

3. confirm the start and completion of warm-up

The CGOSCCR<WUEON><WUEF> is used to confirm the start and completion of warm-up through software (instruction). When CGOSCCR<WUEON> is set to "1", the warm-up start a count up. The completion of warm-up can be confirmed with CGOSCCR<WUEF>.

- Note 1: Setting warm-up time to CGOSCCR<WUPT[11:0]> and <WUPTL[1:0]>, wait until this setting is reflected, then transit to the low power consumption mode by executing a command "WFI"
- Note 2: The warm-up timer operates according to the oscillation clock, and it may contain errors if there is any fluctuation in the oscillation frequency. Therefore, the warm-up time should be taken as approximate time.

The example of warm-up function setup.



Table 5-1 The example of warm-up setting (When an internal high-speed oscillator is selected)

CGOSCCR<WUODR[11:0]> = "0x9C4" : Specify the warm-up time

: Confirm warm-up time reflecting Repeat until reading "0x9C4"

: CGOSCCR<XEN2> = "1" : Internal high-speed oscillator(IHOSC) enable CGOSCCR<WUEON> = "1" : Start the warm-up timer (WUP)

: CGOSCCR<WUEF> read : Wait until the state becomes "0" (warm-up is finished)

- Note 1: The warm-up function is not necessary when using stable external clock.
- Note 2: The warm-up timer operates according to the oscillation clock, and it may contain errors if there is any fluctuation in the oscillation frequency. Therefore, the warm-up time should be taken as approximate time.
- Note 3: Setting warm-up time to CGOSCCR<WUPT[11:0]><WUPTL[1:0]>, wait until this value is reflected, then transit to standby mode by executing a command "WFI".
- Note 4: Returning from the STOP1/STOP2 mode, related bits <WUPSEL2>, <OSCSEL>, <XEN3>, <XEN2>, <XEN1>, <PLLON> of the register CGOSCCR and CGPLLSEL<PLLSEL> are initialized because of internal high-speed oscillator starts up.

Page 69 2022/09/30

5.3 Clock control TMPM369FDFG/XBG

5.3.5 Clock Multiplication Circuit (PLL)

This circuit outputs the f_{PLL} clock (80MHz max.) that is multiplied by 3, 4, 5, 6, 8 or 10 of the high-speed oscillator output clock (fosc: 8MHz to 16MHz). As a result, the input frequency to oscillator can be low frequency, and the internal clock be made high-speed.

5.3.5.1 How to configure the PLL function

The PLL is disabled after reset.

To enable the PLL, set CGPLLSEL<PLLSET> to multiplying value. And set <PLLON> to "1" after $100\mu s$ for initialize time of PLL. After $100\mu s$ for lock-up time elapses, set CGPLLSEL<PLLSEL> to "1", f_{PLL} which is multiplied by 3,4,5,6,8 or 10 from fosc is used.

The PLL requires a certain amount of time to be stabilized, which should be secured using the warm-up function or other methods.

A Multiplying value can be selected from 3, 4, 5, 6, 8, or 10. The preset value of <PLLSET> is as follows.

Multiplying	External clock input [MHz]	<pllset></pllset>
6	8	0x5917
10	8	0x59A6
8	10	0x729E
4	12	0x5ADF
6	12	0x6296
3	16	0x720B
5	16	0x3A92

5.3.5.2 Change PLL multiplying

When number of multiplication is changed, firstly set "0" to CGPLLSEL<PLLSEL>. Secondly read CGPLLSEL<PLLSEL> to check the setting in which multiplication clock is not used (CGPLLSEL<PLLSEL>="0). Thirdly, set "0" to <PLLON> to stop PLL.


Modify CGPLLSEL<PLLSEL> to multiplying value. And set <PLLON> to "1" after 100µs for initialize time of PLL. After 100µs for lock-up time elapses, set CGPLLSEL<PLLSEL> to "1".



5.3.5.3 The sequence of PLL setting

The sequence of PLL setting is shown below.

The sequence of PLL setting



Possible to use the multiplied system clock

Note: Internal high-speed oscillator and voltage supply need to be stable.

Page 71 2022/09/30

5. Clock/Mode control

5.3 Clock control TMPM369FDFG/XBG

5.3.5.4 Change PLL multiplying sequence

The sequence of PLL multiplying setting is shown below.

PLL setting
CGPLLSEL<PLLSEL> = "0" (PLL not used)
Confirm that CGPLLSEL<PLLSEL> is "0".



Stop PLL operation
CGOSCCR<PLLON> = "0" (PLL stops)



PLL multiplying value setting
CGPLLSEL<PLLSET> = multiplying value



<u>Initializing time</u> takes approximately 100µs for initialization



<u>PLL operation</u> CGOSCCR<PLLON> = "1" (PLL starts)



Lock-up time

takes approximately 100µs for lock-up time



PLL setting

CGPLLSEL<PLLSEL> = "1" (PLL used)



Possible to use the multiplied system clock



5.3.6 System clock

The internal high-speed oscillation clock and the external high-speed oscillation clocks which are an oscillator connecting or an inputting clock can be used as a source clock of the system clock.

Sou	rce clock	Frequency	Using PLL
Internal high-spe	ed oscillation (IHOSC)	10MHz Note) (Target)	Not use, 3, 4, 5, 6,
External high-speed	Oscillator (EHOSC)	8 to 16MHz	8 or 10 multiplying
oscillation	9 .		

Note: The frequency of an internal high-speed oscillator must be adjusted by the internal high-speed oscillation adjustment function in order to keep fc equal or less then 80MHz when PLL is used.

The system clock can be divided by CGSYSCR<GEAR>. Although the setting can be changed while operating, the actual switching takes place after a slight delay.

Table 5-2 shows the example of the operation frequency by the setting of PLL and the clock gear.

Table 5-2 System clock (Unit : MHz, "-" : Reserved)

External oscillator	External clock input	PLL multi-	Max. oper- ation freq.	USB PLL	USB PLL	. I HED DII	. I HEB DIT	Max. oper-	. I LIGH DIT I ODERATION I		Clock gear (CG) PLL = ON			Clock gear (CG) PLL = OFF			
(MHz)	(MHz)	plying	(fc) (MHz)	(48MHz) multiplying	(fc/2) (MHz)	1/1	1/2	1/4	1/8	1/16	1/1	1/2	1/4	1/8	1/16		
8	8	10	80	6	40	80	40	20	10	5	8	4	2	1	-		
8	8	6	48	6	24	48	24	12	6	3	8	4	2	1	-		
10	10	8	80	-	40	80	40	20	10	5	10	5	2.5	1.25	-		
12	12	6	72	4	36	72	36	18	9	4.5	12	6	3	1.5	-		
12	12	4	48	4	24	48	24	12	6	3	12	6	3	1.5	-		
16	16	5	80	3	40	80	40	20	10	5	16	8	4	2	1		
16	16	3	48	3	24	48	24	12	6	3	16	8	4	2	1		

↑ initial value after reset

Note 1: The maximum operation frequency of an AD converter is 40 MHz. It is the value set to fc/2 by setup of ADCLK<ADCLK[2:0]>.


Note 2: Do not use 1/16 when SysTick is used.

5.3 Clock control TMPM369FDFG/XBG

5.3.6.1 The sequence of System clock setting

The system clock is selected by CGOSCCR. After setting CGOSCCR, the PLL is set by CGPLLSEL and CGOSCCR and the clock gear is set by CGSYSCR.

The sequence of PLL setting



Set clock gear.



5.3.7 Prescaler Clock Control

Peripheral I/O has a prescaler for dividing a clock. As the clock $\phi T0$ to be input to each prescaler, the "fperiph" clock specified in the CGSYSCR<FPSEL> can be divided according to the setting in the CGSYSCR<PRCK[2:0]>. After the controller is reset, fperiph/1 is selected as $\phi T0$.

Note:To use the clock gear, ensure that you make the time setting such that prescaler output φ Tn from each peripheral function is slower than fsys (φ Tn < fsys). Do not switch the clock gear while the timer counter or other peripheral function is operating.

5.3.8 System Clock Pin Output Function

TMPM369FDFG/XBG enables to output the system clock from a pin. The SCOUT pin can output low speed clock fs and the system clock fsys and fsys/2, and the prescaler input clock for peripheral I/O ϕ T0.

- Note 1: The phase difference (AC timing) between the system clock output by the SCOUT and the internal clock is not guaranteed.
- Note 2: When fsys is output from SCOUT pin, SCOUT pin outputs the unexpected waveform just after changing clock gear. In the case of influencing to system by the unexpected waveform, the output of SCOUT pin shold be disabled when changing the clock gear.

When port is used as SCOUT, refer to "Input/Output ports".

Table 5-3 shows the pin status in each mode when the SCOUT pin is set to the SCOUT output.

Table 5-3 SCOUT Output Status in Each Mode

Mode		Low power consumption mode			
SCOUT selection CGSYSCR	NORMAL	IDLE	STOP1/STOP2(Note)		
<scosel[1:0]> = "00"</scosel[1:0]>	Output the fs clock				
<scosel[1:0]> = "01"</scosel[1:0]>	Output the fsys/2 clock				
<scosel[1:0]> = "10"</scosel[1:0]>	Output the fsys clock				
<scosel[1:0]> = "11"</scosel[1:0]>	Output the φT0 clock Fixed t		0" or "1".		

Note: When you change to the STOP2 mode, please set "1" as CGSTBYCR<PTKEEP> first and hold the state of a port.

Page 75 2022/09/30

5.4 Modes and Mode Transitions TMPM369FDFG/XBG

5.4 Modes and Mode Transitions

5.4.1 Operation Mode Transitions

The IDLE and STOP1 modes can be used as the low power consumption mode that enables to reduce power consumption by halting processor core and some peripheral circuits operation.

And TMPM369FDFG/XBG have STOP2 mode that enables to reduce power consumption significantly by halting main voltage supply, retaining some peripheral circuits operations.

Figure 5-2 shows a mode transition diagram.

For a detail of sleep-on-exit, refer to "Cortex-M3 Technical Reference Manual."




Figure 5-2 Mode Transition Diagram

- Note 1: Returning from the STOP1/STOP2 mode, related bits <WUPSEL2>, <OSCSEL>, <XEN3>, <XEN2>, <XEN1>, <PLLON> of the register CGOSCCR and CGPLLSEL<PLLSEL> are initialized because of internal high-speed oscillator starts up.
- Note 2: It branches to interrupt service routine of reset when returning from the STOP2 mode and it branches to interrupt service routine of interrupt factor when returning from the STOP1 mode.
- Note 3: The warm-up is needed when returning from the STOP1/STOP2 mode. The warm-up time is needed to set in NOR-MAL mode, Regarding to warm-up time, refer to "5.6.9 Clock Operations in Mode Transition"



5.5 Operation mode

5.5.1 NORMAL mode

This mode is to operate the CPU core and the peripheral circuits by using the high-speed clock.

It is shifted to the NORMAL mode after reset.

5.6 Low Power Consumption Modes

The TMPM369FDFG/XBG have three low power consumption modes: IDLE, STOP1 and STOP2. To shift to the low power consumption mode, specify the mode in the system control register CGSTBYCR<STBY[2:0]> and execute the WFI (Wait For Interrupt) instruction. In this case, execute reset or generate the interrupt to release the mode. Re-leasing by the interrupt requires settings in advance. See the chapter "Exceptions" for details.

- Note 1: The TMPM369FDFG/XBG does not offer any event for releasing the low power consumption mode. Transition to the low power consumption mode by executing the WFE (Wait For Event) instruction is prohibited.
- Note 2: The TMPM369FDFG/XBG does not support the low power consumption mode configured with the SLEEPDEEP bit in the Cortex-M3 core. Setting the <SLEEPDEEP> bit of the system control register is prohibited.

The features of IDLE, STOP1, STOP2 mode are described as follows.

5.6.1 IDLE mode

Only the CPU is stopped in this mode. Each peripheral circuit has one bit in its control register for enabling or disabling operation in the IDLE mode. When the IDLE mode is entered, peripheral circuits for which operation in the IDLE mode is disabled stop operation and hold the state at that time.

The following peripheral circuits can be enabled or disabled in the IDLE mode. For setting details, see the chapter on each peripheral circuits.

- 16-bit timer/event counter (TMRB)
- 16-bit multi purpose timer (except PMD operation)
- · Serial channel (SIO/UART)
- Serial bus interface (I2C/SIO)
- Analog Digital converter (ADC)
- Digital Analog converter (DAC)
- Watchdog timer (WDT)

Note 1: WDT should be stopped before entering IDLE mode.

Note 2: Please suspend the sauce clock to USBD and USBH before changing to IDLE mode. (USBPLLEN<USB-DEN>="0" and USBPLLEN<USBHEN>= "0").

5.6.2 STOP1 mode

Except some peripheral circuits, all the internal circuits including the internal oscillator are brought to a stop in STOP1 mode. When releasing STOP1 mode, an internal oscillator begins to operate and the operation mode changes to NORMAL mode.

The STOP1 mode enables to select the pin status by setting the CGSTBYCR<DRVE>. Table 5-4 shows the pin status in the STOP1 mode.

5.6.3 STOP2 mode

This mode halts voltage supply, retaining some peripheral circuits operation. This enables to reduce power consumption significantly compares to STOP1 mode.

After releasing the STOP2 mode, voltage is supplied to the halted voltage supply then an internal high-speed oscillator starts, and returns to NORMAL mode.

Before entering STOP2 mode, set CGSTBYCR<PTKEEP>="0"→"1" and keeps each port conditions. If internal voltage is halted, it can be held interface to the external IC, and STOP2 release source interrupt is available.

- Note 1: Warming up is needed at the time of a return. It is necessary to set up a setup of warming up time in the mode (NORMAL mode) before going into STOP1 and the STOP2 mode. Please refer to 5.6.9.1 and 5.6.9.2 about warming up time.
- Note 2: At the time of the return from STOP1 and the STOP2 mode, for internal high-speed oscillation starting Related bit CGPLLSEL</br>
 And CGOSCCR
 HWUPSEL
 , <OSCSEL</p>
 , <XEN2</p>
 , <XEN1</p>
 , and <PLLON</p>
 are initialized, and CGOSCCR
 WUDOR[11:0]
 is not initialized.
- Note 3: The STOP2 mode should secure the period for 50 µs or more from mode transition to release in order to perform internal electrical power source interception. If it cancels within a period, the internal electrical power source management cannot operate normally.

Table 5-4 Pin States in the STOP1/STOP2 mode

Function	Function name	I/O	STO	DP1	STOP2		
Function			<drve> = 1</drve>	<drve> = 0</drve>	<ptkeep> = 1</ptkeep>		
PORT	PORT PAx to PNx		Input		Depend on PxIE[m]	Disable	keep state
PORT	PAX to PNX	Output	Depend on PxCR[m]	Disable	keep state		
	TRST, TCK, TMS, TDI, SWCLK, SWDI	Input	Depend o	n PxIE[m]	keep state		
Debug	TDO, SWDO, SWV, TRACECLK, TRACEDATA0/1/2/3	Output	Depend on PxCR[m] and enable when data is valid		keep state		
Inrterrupt	INT0 to C, E to F	Input	Depend o	Depend on PxIE[m]			
SSP	SPxCLK, SPxFSS, SPxDO	Output	Depend on PxCR[m] and enable when data is valid	Disable	keep state		
MPT(PMD mode)	UOx, VOx, WOx, XOx, YOx, ZOx	Output	Depend on PxCR[m] and enable when data is valid	Depend on PxCR[m] and enable when data is valid	keep state		
MPT(IGBT mode)	MTOUTxx	Output	Depend on PxCR[m] and enable when data is valid	Depend on PxCR[m] and enable when data is valid	keep state		
except	Except above		Depend on PxIE[m]	Disable	keep state		
above	Except above	Output	Depend on PxCR[m]	Disable	keep state		

Note:x: port number / m: corresponding bit / n: function register number



5.6.4 Low power Consumption Mode Setting

The low power consumption mode is specified by the setting of the standby control register CGSTBYCR<STBY[2:0]>.

Table 5-5 shows the mode setting in the <STBY[2:0]>.

Table 5-5 Low power consumption mode setting

Mode	CGSTBYCR <stby[2:0]></stby[2:0]>
STOP1	001
IDLE	011
STOP2	101

Note:Do not set any value other than those shown above in <STBY[2:0]>.

Page 79 2022/09/30

5.6.5 Operational Status in Each Mode

Table 5-6 show the operational status in each mode.

Table 5-6 Operational Status in Each Mode

	NORMAL	IDLE Internal high-		
Block	Internal high- speed oscillator	speed oscillator	STOP1	STOP2
	use	use	(Note 1)	(Note 1)
	(IHOSC)	(IHOSC)		
Processor core	0	-	-	×
DMAC	0	0	-	Δ×
I/O port	0	0	-(note 3)	-(note 4)
I/O port for USB	0	0	_	-
ADC	0	0	Δ	Δ×
DAC	0	0	Δ	-
USB Host	0	0	Δ	Δ×
USB Device	0	o	0	Δ×
EtherMAC	0	o	Δ	Δ×
CAN	0	0	Δ	Δ×
SSP	0	0	Δ	Δ×
SIO/UART	0	0	Δ	Δ×
I2C/SIO	0	o	Δ	Δ×
WDT	0	o(note 6)	-	Δ×
TMRB	0	0	-	Δ×
MPT	0	0	-	Δ×
ENC	0	0	-	Δ×
UART	0	0	-	Δ×
EBIF	0	0	-	Δ×
RMC	0	0	0	0
RTC	0	0	0	0
POR	0	О	0	0
LVD	0	0	0	0
External bus interface	0	o	-	×
CG	0	0	-	-
PLL	0	0	Δ	Δ×
OFD	0	0	Δ	Δ×
External high-speed oscillator (EHOSC)	o	o	Δ	-
External low-speed oscillator (ELOSC)	0	o	o	0
Internal high-speed oscillator 1 (IHOSC)	o	0	-	-
Internal high-speed oscillator 2	0	0	_	-
Backup RAM	0	0	0	0
Main RAM	0	0	0	×

o : Operation is available when in the target mode.

^{- :} The clock to module stops automatically when transiting to the target mode.

 $[\]boldsymbol{\Delta}$: Enables to select enabling or disabling module operation by software when in the target mode.

 $[\]boldsymbol{\mathsf{x}}$:Voltage supply to module turns off automatically when transiting to the target mode.



- Note 1: The peripheral function of "-", "Δ", and "×" is stopped, so please change in the STOP1/2 mode, before changing in the STOP1/2 mode. It is available to reduce leakage current by stopping reference voltage for AD converter or DA converter.
- Note 2: After returning to NORMAL mode, the peripheral circuit which is cutted- down voltage supply in STOP2 mode should be initialized by software,
- Note 3: The status depends on the CGSTBYCR<DRVE>.
- Note 4: The status depends on the CGSTBYCR<PTKEEP>. The state of port keeps the state when <PTKEEP> is set to "1".
- Note 5: After reset or STOP1/STOP2 mode released, clock is provided from internal high-speed oscillator.
- Note 6: Pay attention that the counter of watch dog timer function can not be cleared by CPU while in IDLE mode.

5.6.6 Releasing the Low Power Consumption Mode

The low power consumption mode can be released by an interrupt request, Non-Maskable Interrupt (NMI) or reset. The release source that can be used is determined by the low power consumption mode selected.

Details are shown in Table 5-7.

Table 5-7 Release Source in Each Mode

		Low power consumption mode	IDLE	STOP1	STOP2
		INT0 to B (note 5)	0	0	o (note 4)
		INTC, INTE to F	0	×	×
		INTUSBDPON(INTD), INTUSBWKUP	0	0	×
		INTUSBH, INTUSBD	О	×	×
		INTCANGB, INTCANRX, INTCANTX	0	×	×
		INTETH, INTETHWK	0	×	×
		INTSSP0 to 2, INTSBI0 to 2	0	×	×
		INTRX0 to 3, INTTX0 to 3, INTUART0 to 1	0	×	×
Release	Interrupt	INTRTC, INTRMCRX	0	0	0
source	interrupt	INTTB0 to 7, INTCAP00 to 71	0	×	×
		INTMTTB00 to 31, INTMTCAP00 to 31, INTMTEMG0 to 3	0	×	×
		INTPMD0 to 1, INTEMG0 to 1, INTENC0 to 1	0	×	×
		INTADA, INTADAHP, INTADAM0 to 1 (ADC unit A)	0	×	×
		INTADB, INTADBHP, INTADBM0 to 1 (ADC unit B)	0	×	×
		INTDMAAERR, INTDMABERR, µDMAC transfer request Note5)	0	×	×
	SysTick into	errupt	0	×	×
	Non-Maska	ble Interrupt (INTWDT)	0	×	×
	Non-Maska	ble Interrupt (NMI pin)	0	×	×
	Non-Maska	ble Interrupt (INTLVD)	0	×	×
	RESET (WDT)		0	×	×
	RESET (PO	DR)	0	0	0
	RESET (LV	/D)	0	0	0
	RESET (OI	DF)	0	×	×
	RESET (RE	ESET pin)	0	0	0

o: Starts the interrupt handling after the mode is released. (The reset initializes the LSI)

- Note 1: Regarding to the warm-up time which is need to return from each mode, refer to "5.6.8 Warm-up".
- Note 2: After STOP2 mode is released, reset operation initializes the internal supply voltage cut off peripheral circuit (Refer to Table 5-6). But back-up module is not initialized.
- Note 3: For shifting to the low power consumption mode, set the CPU to prohibit all the interrupts other than the release source. If not, releasing may be executed by an unspecified interrupt.
- Note 4: When releasing from IDLE,STOP1/2 mode by interrupting level mode, hold the level until the interrupt handling starts. If the level is changed before that, the correct interrupt handling cannot be started.
- Note 5: TMPM369FDFG has following request factor.
 - INTDMAADA, INTDMAADB, INTDMADAA, INTDMADAB, INTDMASPRO, INTDMASPTO, INTDMASPR1, INTDMASPT1, INTDMASPR2, INTDMASPT2, INTDMAUTR0, INTDMAUTT0, INTDMAUTR1, INTDMAUTR1, INTDMAUTR1, INTDMARX0, INTDMATX0, INTDMARX1, INTDMARX1, INTDMARX2, INTDMARX3, INTDMATX3, INTDMASBI1, INTDMASBI2, INTDMARQ

^{× :} Unavailable



· Release by interrupt request

To release the low power consumption mode by an interrupt, the interrupt is set to detect interrupt request before entering the low power consumption mode.

regarding to setting the interrupt to be used to release the STOP1 and STOP2 modes, refer to "Exceptions".

Release by Non-Maskable Interrupt (NMI)

There are two kinds of NMI sources: WDT interrupt (INTWDT), LVD interrupt (INTLVD) and $\overline{\text{NMI}}$ pin. INTWDT can only be used in the IDLE mode.

A NMI can only be used to release in IDLE mode. <u>Before the MCU entering STOP1/2</u> mode, inhibit non-maskable interrupts, specify as follows: Fix the <u>NMI</u> pin to "1". Stop the watchdog timer. Disabele INTLVD generation.

· Release by reset

Any low power consumption mode can be released by reset from the \overline{RESET} pin, POR or LVD. IDLE mode can be released by reset from WDT or OFD.

After that, the mode switches to the NORMAL mode and all the registers are initialized as is the case with normal reset.

Release by SysTick interrupt

SysTick interrupt can only be used in the IDLE mode.

Refer to "Exceptions" for details.

Page 83 2022/09/30

5.6.7 Flow chart of entering and releasing to or from STOP2 mode

The flow chart of entering and releasing to or from STOP2 mode is shown bellows. indicates hardware handling, indicates software handling.

Ready to entering to STOP2 mode

- Confirm CGPLLSEL<PLLSEL>="0"
- CGOSCCR<PLLON> = "0" (Stop PLL for fsys)
- CGSYSCR<GEAR> = "000" (Setting a clock gear to fc=1/1)

Setting to keep port state

· CGSTBYCR<PTKEEP> = "1" (Keep the state when <PTKEEP> changes "0" to

Enter to STOP2 mode.

· Execute WFI instruction

During STOP2 mode

- · The power supply of RVDD3 is shut-downed by stopping the main regulator.
- · Port state is kept.

The release factor is occurred.

· The interrupt is occurred and STOP2 mode is released.

Start the sequence of releasing STOP2 mode

- · The main regulator is started up
- · Internal high-speed oscillator is started.
- · Reset operation is done.
- · Branch to the reset interrupt routine.
- · Return to NORMAL mode.

Check CGRSTFLG

· Read CGRSTFLG (Confirm the reset factor)

Interrupt procedure

- · Set interrupt enable register and interrupt priority register.
- · Jump to an interrupt handler and confirm the release factor from STOP2 mode in the interrupt handler.

Release the kept port state.

- Initial setting at the time of STOP2 return (or state restoration), and a re-setup of a port register
- · CGSTBYCR<PTKEEP> = "0"

2022/09/30 Page 84 TMPM369FDFG/XBG

• CGSTBYCR<STBY> = "101" (Setting STOP2)

• CGPLLSEL<PLLSEL>= "0" (Used for fosc)



5.6.8 Warm-up

Mode transition may require the warm-up so that the internal oscillator provides stable oscillation.

In the mode transition from STOP1/STOP2 to the NORMAL, an internal high-speed oscillator is activated automatically. And an internal high-speed oscillator is selected as the source clock of warm-up timer, warm-up timer is activated automatically.

Then the system clock output is started after the elapse of warm-up time. It is necessary to set a warm-up time in the CGOSCCR<WUPT[11:0]> before executing the instruction to enter the STOP1/STOP2 mode. Regarding to warm-up time, refer to "5.6.9 Clock Operations in Mode Transition".

Note: Returning from the STOP1/STOP2 mode, related bits <WUPSEL2>, <XEN3>, <OSCSEL>, <XEN2>, <XEN1>, <PLLON> of the register CGOSCCR and CGPLLSEL<PLLSEL> are initialized because of internal high-speed oscillator starts up.

Table 5-8 shows whether the warm-up setting of each mode transition is required or not.

Table 5-8 Warm-up setting in mode transition

Mode transition	Warm-up setting
NORMAL → IDLE	Not required
NORMAL → STOP1	Not required
NORMAL → STOP2	Not required
IDLE → NORMAL	Not required
STOP1 → NORMAL	Auto-warm-up (Note)
STOP2 → NORMAL	Auto-warm-up (Note)

Note: Returning to NORMAL mode by reset does not induce the automatic warm-up. The reset signal as same as cold reset should be inputted.

Page 85 2022/09/30

5.6 Low Power Consumption Modes

5.6.9 Clock Operations in Mode Transition


The clock operations in mode transition are described as follows.

5.6.9.1 Transition of operation modes: NORMAL \rightarrow STOP1 \rightarrow NORMAL

When returning to the NORMAL mode from the STOP1 mode, the warm-up is activated automatically.

It is necessary for the warm-up to be set CGOSCCR<WUPT[11:0]>=0x03f in this case as a stability time (equal or more than approximate 100µs) of internal circuits before entering the STOP1 mode.

Returning to the NORMAL mode by reset does not induce the automatic warm-up. The reset signal as same as cold reset should be inputted.





5.6.9.2 Transition of operation modes: NORMAL \rightarrow STOP2 \rightarrow NORMAL

When returning to the NORMAL mode from the STOP2 mode, the warm-up is activated automatically.


It is necessary for the warm-up to be set CGOSCCR<WUPT[11:0]>=0x271 in this case as a stability time (equal or more than approximate 1ms) of internal circuits before entering the STOP2 mode.

After STOP2 mode is released, reset operation initializes the internal supply voltage cut off peripheral circuits. But the peripheral circuits which are cut the connection with the internal supply voltage are not initialized.

Returning to the NORMAL mode by reset does not induce the automatic warm-up. The reset signal as same as cold reset should be inputted.

Even returning to the NORMAL mode by without reset, it would be branched to interrupt service routine of reset.

Note: When releasing STOP2 by external interrupt pin, set <PTKEE> to "1" before entering STOP2 mode.



Page 87 2022/09/30

5.6.10 Precaution on Transition to the Low-power Consumption Mode

5.6.10.1 Case when the MCU Enters IDLE or STOP1 Mode

- 1. When the WFI instruction is executed to enter IDLE mode or STOP1 mode, if an interrupt request for release from the low-power con-sumption mode occurs, the MCU does not enter IDLE or STOP1 mode. This is because the interrupt request has a higher priority than the WFI instruction. Therefore, the following process must be added depending on enabling or disabling the interrupt:
 - a. Case when the interrupts are disabled (masked only by PRIMASK)
 The instructions following the WFI instruction are executed; write the process following the WFI instruction in case that the MCU does not enter IDLE or STOP1 mode.
 - b. Case when the interrupts are enabled
 - Write the interrupt service routine because the MCU branches to the interrupt service routine
- Before the MCU entering STOP1 mode, select the clock with CGOSCCR<WUPSEL>, which is the same as the clock selected with CGOSCCR<OSCSEL>, to use the same source clock for both the warm-up-counter and fosc.
- 3. A non-maskable interrupt can be used to release only in IDLE mode.
- 4. Do not use non-maskable interrupts as a release factor of STOP1 mode.
 Before the MCU entering STOP1 mode, inhibit non-maskable interrupts, specify as follows: Fix the NMI pin to "High". Stop the watch-dog timer.
 Disable LVDINT generation.

5.6.10.2 Case when the MCU enters to STOP2 mode

- 1. When the WFI instruction is executed to enter STOP2 mode, if an interrupt request for release from the low-power consumption mode occurs, the MCU does not enter STOP2 mode because the interrupt for release has a higher priority than the WFI instruction. Then the MCU branches to the interrupt service routine. Therefore, the following process must be added:
 - a. Case when the interrupts are disabled (masked only by PRIMASK)
 The instructions following the WFI instruction are executed; write the process following the WFI instruction in case that the MCU does not enter STOP2 mode.
 - b. Case when the interrupts are enabled
 - · Write the interrupt service routine.
 - After the interrupt service routine is complete, the instructions following the WFI instruction are executed; write the proc-ess following the WFI instruction in case that the MCU does not enter STOP2 mode.
- If the MCU did not enter STOP2 mode, CGOSCCR<WUPSEL>, <OSCSEL>, <XEN2>, <XEN1>, <PLL10ON>, <PLL10N>,
 CGPLLSEL<PLL0SEL>, and <PLL1SEL> are not initialized. These registers maintain the former condition before entering the STOP2 mode.
- Before the MCU entering STOP2 mode, to use the internal high-speed oscillator (IHOSC) as the source clock for the system clock, specify as follows: CGOSCCR<OSCSEL>=0, CGPLLSEL<PLL0SEL>=0, and CGSYSCR<GEAR[2:0]>=000.
- 4. Before the MCU entering STOP2 mode, select the clock with CGOSCCR<WUPSEL>, which is the same as the clock selected with CGOSCCR<OSCSEL>, to use the same source clock for both the warm-up-counter and fosc.
- 5. Do not use a non-maskable interrupt as a release factor of STOP2 mode.
 Befor the MCU entering STOP2 mode, to inhibit non-maskable interrupts, specify as follows: Fix the NMI pin to "High". Stop the watchdog timer. Disable LVDINT generation.



6. Reset Operation

The following are sources of reset operation.

- Power-on-reset circuit (POR)
- · Low Voltage Detection Circuit (LVD)
- RESET pin (RESET)
- Watchdog timer (WDT)
- Oscillation frequency circuit (OFD)
- · Application interrupt by CPU and a signal from the reset register bit <SYSRESETREQ>

To recognize a source of reset, check CGRSTFLG in the clock generator register described in Chapter of "Exception".

Detail about the power-on-reset circuit, the power detection circuit, the watchdog timer and the oscillation frequency detection circuit, refer to each chapter.

A reset by <SYSRESETREQ> is referred to "Cortex-M3 Technical Reference Manual".

Note 1: Once reset operation is done, internal RAM data is not assured.

.1 Cold Reset TMPM369FDFG/XBG

6.1 Cold Reset

When turning-on power, it is necessary to take a stable time of built-in regulator, built-in Flash memory and internal high-speed oscillator into consideration. TMPM369FDFG/XBG have a function to insert a stable time automatically.

6.1.1 Reset by power-on-reset circuit (not using RESET pin)

Once power voltage is beyond the release voltage of power-on-reset, power counter starts operation, and then after 0.8ms internal reset signal is released.

Power-on-reset circuit operation is referred to Section of "Power-on-reset circuit (POR)".

Note: If power setup time is expected to exceed internal reset time, use a $\overline{\text{RESET}}$ pin.




Figure 6-1 Reset Operation by Power-on Circuit

Note: The above sequence is applied as well when restoring power.



6.1.2 Reset by RESET pin

Internal reset signal is released approximately 0.8ms after \overline{RESET} pin becomes "High". However if $\overline{RE-SET}$ pin is set to "High" within 400 μ s after power-on reset signal becomes "High", the reset process will be the same as the power-on described in 6.1.1.




Figure 6-2 Reset Operation by RESET pin

Note: The above sequence is applied as well when restoring power.

6.2 Warm-up TMPM369FDFG/XBG

6.2 Warm-up

6.2.1 Reset Duration

To do reset TMPM369FDFG, the following condition is required; power supply voltage is in the operational range; RESET pin is kept "Low" at least for 12 system clocks by internal high frequecy oscillator. Approximately 0.8ms after RESET pin becomes "High", internal reset will be released.

6.3 After reset

After reset, the control register of Cortex-M3 and the peripheral function control register (SFR) are initialized. System debug component registers (FPB, DWT, and ITM) of the internal core, CGRSTFLG in the clock generator and FCSECBIT in the Flash related register are only initialized by cold reset.

When reset is released, MCU starts operation by a clock of internal high-speed oscillator. External clock and PLL multiple circuit should be set if necessary.



7. Exceptions

This chapter describes features, types and handling of exceptions.

Exceptions have close relation to the CPU core. Refer to "Cortex-M3 Technical Reference Manual" if needed.

7.1 Overview

An exception causes the CPU to stop the currently executing process and handle another process.

There are two types of exceptions: those that are generated when some error condition occurs or when an instruction to generate an exception is executed; and those that are generated by hardware, such as an interrupt request signal from an external pin or peripheral function.

All exceptions are handled by the Nested Vectored Interrupt Controller (NVIC) in the CPU according to the respective priority levels. When an exception occurs, the CPU stores the current state to the stack and branches to the corresponding interrupt service routine (ISR). Upon completion of the ISR, the information stored to the stack is automatically restored.

7.1.1 Exception Types

The following types of exceptions exist in the Cortex-M3.

For detailed descriptions on each exception, refer to "Cortex-M3 Technical Reference Manual".

- Reset
- · Non-Maskable Interrupt (NMI)
- Hard Fault
- · Memory Management
- · Bus Fault
- Usage Fault
- SVCall (Supervisor Call)
- · Debug Monitor
- PendSV
- SysTick
- · External Interrupt

7.1 Overview TMPM369FDFG/XBG

7.1.2 Handling Flowchart

The follow	wing shows how an exception/inte	rrupt is handled	. In the following	descriptions
	indicates hardware handling.	Inc	licates software ha	ndling.

Each step is described later in this chapter.

Processing	Description	See
Detection by CG/CPU	The CG/CPU detects the exception request.	Section 7.1.2.1
Handling by CPU	The CPU handles the exception request.	
\Box		Section 7.1.2.2
Branch to ISR	The CPU branches to the corresponding interrupt service routine (ISR).	
\Box		
Execution of ISR	Necessary processing is executed.	Section 7.1.2.3
\Box		
Return from exception	The CPU branches to another ISR or returns to the previous program.	Section 7.1.2.4

7.1.2.1 Exception Request and Detection

(1) Exception occurrence

Exception sources include instruction execution by the CPU, memory accesses, and interrupt requests from external interrupt pins or peripheral functions.

An exception occurs when the CPU executes an instruction that causes an exception or when an error condition occurs during instruction execution.

An exception also occurs by an instruction fetch from the Execute Never (XN) region or an access violation to the Fault region.

An interrupt request is generated from an external interrupt pin or peripheral function. For interrupts that are used for releasing a standby mode, relevant settings must be made in the clock generator. For details, refer to "7.5 Interrupts".

(2) Exception detection

If multiple exceptions occur simultaneously, the CPU takes the exception with the highest priority.



Table 7-1 shows the priority of exceptions. "Configurable" means that you can assign a priority level to that exception. Memory Management, Bus Fault and Usage Fault exceptions can be enabled or disabled. If a disabled exception occurs, it is handled as Hard Fault.

Table 7-1 Exception Types and Priority

No.	Exception type	Priority	Description
1	Reset	-3 (highest)	Reset pin, POR, LVD, OFD, WDT or SYSRETREQ
2	Non-Maskable Interrupt	-2	NMI pin, WDT or LVD
3	Hard Fault	Fault that cannot activate because a higher-priority fault is being dled or it is disabled	
4	Memory Management	Configurable	Exception from the Memory Protection Unit (MPU) (Note 1) Instruction fetch from the Execute Never (XN) region
5	Bus Fault	Configurable	Access violation to the Hard Fault region of the memory map
6	Usage Fault	Configurable	Undefined instruction execution or other faults related to instruction execution
7 to 10	Reserved	-	
11	SVCall	Configurable	System service call with SVC instruction
12	Debug Monitor	Configurable	Debug monitor when the CPU is not faulting
13	Reserved	-	
14	PendSV	Configurable	Pendable system service request
15	SysTick	Configurable	Notification from system timer
up to 16	External Interrupt	Configurable	External interrupt pin or peripheral function (Note 2)

Note 1: This product does not contain the MPU.

Note 2: External interrupts have different sources and numbers in each product. For details, see "7.5.1.5 List of Interrupt Sources".

(3) Priority setting

· Priority levels

The external interrupt priority is set to the interrupt priority register and other exceptions are set to <PRI_n> bit in the system handler priority register.

The configuration <PRI_n> can be changed, and the number of bits required for setting the priority varies from 3 bits to 8 bits depending on products. Thus, the range of priority values you can specify is different depending on products.

In the case of 8-bit configuration, the priority can be configured in the range from 0 to 255. The highest priority is "0". If multiple elements with the same priority exist, the smaller the number, the higher the priority becomes.

Note: <PRI_n> bit is defined as a 3-bit configuration with this product.

· Priority grouping

The priority group can be split into groups. By setting the <PRIGROUP> of the application interrupt and reset control register, <PRI_n> can be divided into the pre-emption priority and the sub priority.

A priority is compared with the pre-emption priority. If the priority is the same as the preemption priority, then it is compared with the sub priority. If the sub priority is the same as the priority, the smaller the exception number, the higher the priority.

The Table 7-2 shows the priority group setting. The pre-emption priority and the sub priority in the table are the number in the case that <PRI_n> is defined as an 8-bit configuration.

7.1 Overview TMPM369FDFG/XBG

Table 7-2 Priority grouping setting

4DDICDOLIDIO.035	<pri_n[7:0]></pri_n[7:0]>		Number of	North an of
<prigroup[2:0]> setting</prigroup[2:0]>	Pre-emption field	Sub-priority field	pre-emption priorities	Number of sub-priorities
000	[7:1]	[0]	128	2
001	[7:2]	[1:0]	64	4
010	[7:3]	[2:0]	32	8
011	[7:4]	[3:0]	16	16
100	[7:5]	[4:0]	8	32
101	[7:6]	[5:0]	4	64
110	[7]	[6:0]	2	128
111	None	[7:0]	1	256

Note:If the configuration of <PRI_n> is less than 8 bits, the lower bit is "0".

For the example, in the case of 3-bit configuration, the priority is set as <PRI_n[7:5]> and <PRI_n[4:0]> is "00000".

7.1.2.2 Exception Handling and Branch to the Interrupt Service Routine (Pre-emption)

When an exception occurs, the CPU suspends the currently executing process and branches to the interrupt service routine. This is called "pre-emption".

(1) Stacking

When the CPU detects an exception, it pushes the contents of the following eight registers to the stack in the following order:

- Program Counter (PC)
- Program Status Register (xPSR)
- r0 r3
- · r12
- · Link Register (LR)

The SP is decremented by eight words by the completion of the stack push. The following shows the state of the stack after the register contents have been pushed.

$Old\;SP\to$	<pre><previous></previous></pre>
	xPSR
	PC
	LR
	r12
	r3
	r2
	r1
$SP \to$	r0

(2) Fetching an ISR

The CPU enables instruction to fetch the interrupt processing with data store to the register.



Prepare a vector table containing the top addresses of ISRs for each exception. After reset, the vector table is located at address $0x0000_0000$ in the Code area. By setting the Vector Table Offset Register, you can place the vector table at any address in the Code or SRAM space.

The vector table should also contain the initial value of the main stack.

(3) Late-arriving

If the CPU detects a higher priority exception before executing the ISR for a previous exception, the CPU handles the higher priority exception first. This is called "late-arriving".

A late-arriving exception causes the CPU to fetch a new vector address for branching to the corresponding ISR, but the CPU does not newly push the register contents to the stack.

(4) Vector table

The vector table is configured as shown below.

You must always set the first four words (stack top address, reset ISR address, NMI ISR address, and Hard Fault ISR address). Set ISR addresses for other exceptions if necessary.

Offset	Exception	Contents	Setting
0x00	Reset	Initial value of the main stack	Required
0x04	Reset	ISR address	Required
0x08	Non-Maskable Interrupt	ISR address	Required
0x0C	Hard Fault	ISR address	Required
0x10	Memory Management	ISR address	Optional
0x14	Bus Fault	ISR address	Optional
0x18	Usage Fault	ISR address	Optional
0x1C to 0x28	Reserved		
0x2C	SVCall	ISR address	Optional
0x30	Debug Monitor	ISR address	Optional
0x34	Reserved		
0x38	PendSV	ISR address	Optional
0x3C	SysTick	ISR address	Optional
0x40	External Interrupt	ISR address	Optional

7.1.2.3 Executing an ISR

An ISR performs necessary processing for the corresponding exception. ISRs must be prepared by the user.

An ISR may need to include code for clearing the interrupt request so that the same interrupt will not occur again upon return to normal program execution.

For details about interrupt handling, see "7.5 Interrupts".

If a higher priority exception occurs during ISR execution for the current exception, the CPU abandons the currently executing ISR and services the newly detected exception.

Page 97 2022/09/30

7.2 Reset Exceptions TMPM369FDFG/XBG

7.1.2.4 Exception exit

(1) Execution after returning from an ISR

When returning from an ISR, the CPU takes one of the following actions:

· Tail-chaining

If a pending exception exists and there are no stacked exceptions or the pending exception has higher priority than all stacked exceptions, the CPU returns to the ISR of the pending exception.

In this case, the CPU skips the pop of eight registers and push of eight registers when exiting one ISR and entering another. This is called "tail-chaining".

Returning to the last stacked ISR

If there are no pending exceptions or if the highest priority stacked exception is of higher priority than the highest priority pending exception, the CPU returns to the last stacked ISP

· Returning to the previous program

If there are no pending or stacked exceptions, the CPU returns to the previous program.

(2) Exception exit sequence

When returning from an ISR, the CPU performs the following operations:

· Pop eight registers

Pops the eight registers (PC, xPSR, r0 to r3, r12 and LR) from the stack and adjust the SP.

· Load current active interrupt number

Loads the current active interrupt number from the stacked xPSR. The CPU uses this to track which interrupt to return to.

Select SP

If returning to an exception (Handler Mode), SP is SP_main. If returning to Thread Mode, SP can be SP_main or SP_process.

7.2 Reset Exceptions

Reset exceptions are generated from the following sources.

Use the Reset Flag (CGRSTFLG) Register of the Clock Generator to identify the source of a reset.

· External reset pin

A reset exception occurs when an external reset pin changes from "Low" to "High".

· Reset exception by POR

The power on reset (POR) has a reset generating feature. For details, see the chapter on the POR.

Reset exception by LVD

The low voltage detection circuit (LVD) has a reset generating feature. For details, see the chapter on the LVD.



· Reset exception by OFD

The ocsillation frequency detector (OFD) has a reset generating feature. For details, see the chapter on the OFD.

· Reset exception by WDT

The watchdog timer (WDT) has a reset generating feature. For details, see the chapter on the WDT.

· Reset exception by SYSRESETREQ

A reset can be generated by setting the SYSRESETREQ bit in the NVIC's Application Interrupt and Reset Control Register.

Page 99 2022/09/30

7.3 Non-Maskable Interrupts (NMI)

7.3 Non-Maskable Interrupts (NMI)

Non-maskable interrupts are generated from the following three sources.

Use the NMI Flag (CGNMIFLG) Register of the clock generator to identify the source of a non-maskable interrupt.

External NMI pin

A non-maskable interrupt is generated when an external NMI pin changes from "High" to "Low".

· Non-maskable interrupt by WDT

The watchdog timer (WDT) has a non-maskable interrupt generating feature. For details, see the chapter on the WDT.

Non-maskable interrupt by LVD

The LVD has a non-maskable interrupt generating feature. For details, see the chapter on the LVD.

7.4 SysTick

SysTick provides interrupt features using the CPU's system timer.

When you set a value in the SysTick Reload Value Register and enable the SysTick features in the SysTick Control and Status Register, the counter loads with the value set in the Reload Value Register and begins counting down. When the counter reaches "0", a SysTick exception occurs. You may be pending exceptions and use a flag to know when the timer reaches "0".

The SysTick Calibration Value Register holds a reload value for counting 10 ms with the system timer. The count clock frequency varies with each product, and so the value set in the SysTick Calibration Value Register also varies with each product.

Note: In this product, fosc which is selected by CGOSCCR <OSCSEL> <EHOSCSEL> by 32 is used as external reference clock.



7.5 Interrupts

This chapter describes routes, sources and required settings of interrupts.

The CPU is notified of interrupt requests by the interrupt signal from each interrupt source.

It sets priority on interrupts and handles an interrupt request with the highest priority.

Interrupt requests for clearing a standby mode are notified to the CPU via the clock generator. Therefore, appropriate settings must be made in the clock generator.

7.5.1 Interrupt Sources

7.5.1.1 Interrupt Route

Figure 7-1 shows an interrupt request route.

The interrupts issued by the peripheral function that is not used to release standby are directly input to the CPU (route1).

The peripheral function interrupts used to release standby (route 2) and interrupts from the external interrupt pin (route 3) are input to the clock generator and are input to the CPU through the logic for releasing standby (route 4 and 5).

If interrupts from the external interrupt pins are not used to release standby, they are directly input to the CPU, not through the logic for standby release (route 6).




Figure 7-1 Interrupt Route

7.5 Interrupts TMPM369FDFG/XBG

7.5.1.2 Generation

An interrupt request is generated from an external pin or peripheral function assigned as an interrupt source or by setting the NVIC's Interrupt Set-Pending Register.

· From external pin

Set the port control register so that the external pin can perform as an interrupt function pin.

• From peripheral function

Set the peripheral function to make it possible to output interrupt requests.

See the chapter of each peripheral function for details.

• By setting Interrupt Set-Pending Register (forced pending)

An interrupt request can be generated by setting the relevant bit of the Interrupt Set-Pending Register.

7.5.1.3 Transmission

An interrupt signal from an external pin or peripheral function is directly sent to the CPU unless it is used to exit a standby mode.

Interrupt requests from interrupt sources that can be used for clearing a standby mode are transmitted to the CPU via the clock generator. For these interrupt sources, appropriate settings must be made in the clock generator in advance. External interrupt sources not used for exiting a standby mode can be used without setting the clock generator.

7.5.1.4 Precautions when using external interrupt pins

If you use external interrupts, be aware the followings not to generate unexpected interrupts.

If input disabled (PxIE<PxmIE>="0"), inputs from external interrupt pins are "High". Also, if external interrupts are not used as a trigger to release standby (route 6 of "Figure 7-1 Interrupt Route"), input signals from the external interrupt pins are directly sent to the CPU. Since the CPU recognizes "High" input as an interrupt, interrupts occur if corresponding interrupts are enabled by the CPU as inputs are being disabled.

To use the external interrupt without setting it as a standby trigger, set the interrupt pin input as "Low" and enable it. Then, enable interrupts on the CPU.



7.5.1.5 List of Interrupt Sources

Table 7-3 shows the list of interrupt sources.

Table 7-3 List of Interrupt Sources

No.	Interrupt Source		active level (Clearing standby)	CG interrupt mode control register
0	INT0	Interrupt pin 0		
1	INT1	Interrupt pin 1]	0011001
2	INT2	Interrupt pin 2		CGIMCGA
3	INT3	Interrupt pin 3		
4	INT4	Interrupt pin 4		
5	INT5	Interrupt pin 5		00114000
6	INT6	Interrupt pin 6	Selectable	CGIMCGB
7	INT7	Interrupt pin 7		
8	INT8	Interrupt pin 8		
9	INT9	Interrupt pin 9]	00111000
10	INTA	Interrupt pin A		CGIMCGC
11	INTB	Interrupt pin B		
12	INTC	Interrupt pin C		
13	INTUSBDPON(INTD)	USB Device bus power (Interrupt pin D)	Selectable	CGIMCGD
14	INTE	Interrupt pin E		
15	INTF	Interrupt pin F		
16	INTRX0	Serial reception (channel 0)		
17	INTTX0	Serial transmission (channel 0)		
18	INTRX1	Serial reception (channel 1)		
19	INTTX1	Serial transmission (channel 1)		
20	INTRX2	Serial reception (channel 2)		
21	INTTX2	Serial transmission (channel 2)		
22	INTRX3	Serial reception (channel 3)		
23	INTTX3	Serial transmission (channel 3)		
24	INTUART0	UART interrupt (channel 0)		
25	INTUART1	UART interrupt (channel 1)		
26	INTSBI0	Serial bus interface (channel 0)		
27	INTSBI1 Serial bus interface (channel 1)			
28	INTSBI2 Serial bus interface (channel 2)			
29	INTSSP0	SPI serial interface (channel 0)		
30	INTSSP1	SPI serial interface (channel 1)		
31	INTSSP2	SPI serial interface (channel 2)		
32	INTUSBH	USB host interrupt		
33	INTUSBD	USB device interrupt		
34	INTUSBWKUP	USB device walk-up interrupt	Selectable	CGIMCGD
35	INTCANRX	CAN reception		
36	INTCANTX	CAN transmission		
37	INTCANGB	CAN status		
38	INTETH	Ethernet interrupt		
39	INTETHWK	Ethernet (magic packet detection) interrupt		
40	INTADAHP	Highest priority AD conversion complete interrupt (unit A)		
41	INTADAM0	AD conversion monitoring function interrupt 0 (unit A)		

Page 103 2022/09/30

Table 7-3 List of Interrupt Sources

ļ			active level	CG interrupt mode		
No.		Interrupt Source	(Clearing standby)	control register		
42	INTADAM1	AD conversion monitoring function interrupt 1 (unit A)				
43	INTADA	AD conversion completion interrupt (unit A)				
44	INTADBHP	Highest priority AD conversion complete interrupt (unit B)				
45	INTADBM0	AD conversion monitoring function interrupt 0 (unit B)				
46	INTADBM1	AD conversion monitoring function interrupt 1 (unit B)				
47	INTADB	AD conversion completion interrupt (unit B)				
48	INTEMG0	PMD EMG interrupt (channel 0)				
49	INTPMD0	PMD PWM interrupt (channel 0)				
50	INTENC0	Encoder input interrupt (channel 0)				
51	INTEMG1	PMD EMG interrupt (channel 1)				
52	INTPMD1	PMD PWM interrupt (channel 1)				
53	INTENC1	Encoder input interrupt (channel 1)				
54	INTMTEMG0	MPT EMG interrupt (channel 0)				
55	INTMTTB00	MPT compare match 0 / overflow, IGBT cycle interrupt (channel 0)				
56	INTMTTB01	MPT compare match 1, IGBT trigger interrupt (channel 0)				
57	INTMTCAP00	MPT input capture 0 (channel 0)				
58	INTMTCAP01	MPT input capture 1 (channel 0)				
59	INTMTEMG1	MPT EMG interrupt (channel 1)	innel 1)			
60	INTMTTB10	MPT compare match 0 / overflow, IGBT cycle interrupt (channel 1)	e inter-			
61	INTMTTB11	MPT compare match 1, IGBT trigger interrupt (channel 1)				
62	INTMTCAP10 MPT input capture 0 (channel 1)					
63	INTMTCAP11 MPT input capture 1 (channel 1)					
64	INTMTEMG2 MPT EMG interrupt (channel 2)					
65	INTMTTB20 MPT compare match 0 / overflow, IGBT cycle interrupt (channel 2)					
66	INTMTTB21 MPT compare match 1, IGBT trigger interrupt (channel 2)					
67	INTMTCAP20 MPT input capture 0 (channel 2)					
68	INTMTCAP21	MPT input capture 1 (channel 2)				
69	INTMTEMG3	3 MPT EMG interrupt (channel 3)				
70	INTMTTB30	MPT compare match 0 / overflow, IGBT cycle interrupt (channel 3)				
71	INTMTTB31	MPT compare match 1, IGBT trigger interrupt (channel 3)				
72	INTMTCAP30	AP30 MPT input capture 0 (channel 3)				
73	INTMTCAP31	MPT input capture 1 (channel 3)				
74	INTRMCRX	remote control reception	Rising edge	CGIMCGD		
75	INTTB0	16-bit TMRB compare match 0 / 1 / overflow (channel 0)				
76	INTCAP00	16-bit TMRB input capture 0 (channel 0)				



Table 7-3 List of Interrupt Sources

No.		Interrupt Source	active level (Clearing standby)	CG interrupt mode control register		
77	INTCAP01	16-bit TMRB input capture 1 (channel 0)				
78	INTTB1	16-bit TMRB compare match 0 / 1 / overflow (channel 1)				
79	INTCAP10	16-bit TMRB input capture 0 (channel 1)				
80	INTCAP11	16-bit TMRB input capture 1 (channel 1)				
81	INTTB2	16-bit TMRB compare match 0 / 1 / overflow (channel 2)				
82	INTCAP20	16-bit TMRB input capture 0 (channel 2)				
83	INTCAP21	16-bit TMRB input capture 1 (channel 2)				
84	INTTB3	16-bit TMRB compare match 0 / 1 / overflow (channel 3)				
85	INTCAP30	16-bit TMRB input capture 0 (channel 3)				
86	INTCAP31	16-bit TMRB input capture 1 (channel 3)				
87	INTTB4	16-bit TMRB compare match 0 / 1 / overflow (channel 4)				
88	INTCAP40	16-bit TMRB input capture 0 (channel 4)	-			
89	INTCAP41	16-bit TMRB input capture 1 (channel 4)				
90	INTTB5	16-bit TMRB compare match 0 / 1 / overflow (channel 5)				
91	INTCAP50	16-bit TMRB input capture 0 (channel 5)				
92	INTCAP51	16-bit TMRB input capture 1 (channel 5)				
93	INTTB6	16-bit TMRB compare match 0 / 1 / overflow (channel 6)				
94	INTCAP60	16-bit TMRB input capture 0 (channel 6)				
95	INTCAP61	16-bit TMRB input capture 1 (channel 6)	el 6)			
96	INTTB7	16-bit TMRB compare match 0 / 1 / overflow (channel 7)				
97	INTCAP70	16-bit TMRB input capture 0 (channel 7)				
98	INTCAP71	16-bit TMRB input capture 1 (channel 7)				
99	INTRTC	RTC	Falling edge	CGIMCGD		
100	INTDMAADA	DMAC ADC conversion completion (unit A)				
101	INTDMAADB	DMAC ADC conversion completion (unit B)				
102	INTDMADAA	DMAC ADC conversion trigger (unit A)				
103	INTDMADAB	DMAC ADC conversion trigger (unit B)				
104	INTDMASPR0 DMAC SSP reception (channel 0) / DMAC I2C/SIO (channel 0)					
105	INTDMASPT0	DMAC SSP transmission (channel 0)				
106	INTDMASPR1	DMASPR1 DMAC SSP reception (channel 1)				
107	INTDMASPT1	DMAC SSP transmission (channel 1)				
108	INTDMASPR2	DMAC SSP reception (channel 2)				
109	INTDMASPT2	DMAC SSP transmission (channel 2)				
110	INTDMAUTR0	DMAC UART reception (channel 0)				
111	INTDMAUTT0	DMAC UART transmission (channel 0)				
112	INTDMAUTR1	DMAC UART reception (channel 1)				
113	INTDMAUTT1	DMAC UART transmission (channel 1)				
114	INTDMARX0	DMAC SIO / UART reception (channel 0)				
115	INTDMATX0	DMAC SIO / UART transmission (channel 0)				

Page 105 2022/09/30

7.5 Interrupts TMPM369FDFG/XBG

Table 7-3 List of Interrupt Sources

No.		Interrupt Source	active level (Clearing standby)	CG interrupt mode control register
116	INTDMARX1	DMAC SIO / UART reception (channel 1)		
117	INTDMATX1	DMAC SIO / UART transmission (channel 1)		
118	INTDMARX2	DMAC SIO / UART reception (channel 2)		
119	INTDMATX2	DMAC SIO / UART transmission (channel 2)		
120	INTDMARX3	DMAC SIO / UART reception (channel 3)		
121	1 INTDMATX3 DMAC SIO / UART transmission (channel 3)			
122	INTSBI1 DMAC I2C / SIO (channel 1)			
123	INTSBI2 DMAC I2C / SIO (channel 2)			
124	INTDMATB DMAC TMRB compare match 0 / 1 / overflow (channel 0 to 4)			
125	INTDMARQ DMAC request pin			
126	INTDMAAERR	DMAC transmission error interrupt (unit A)		
127	INTDMABERR	DMAC transmission error interrupt (unit B)		

7.5.1.6 Active level

The active level indicates which change in signal of an interrupt source triggers an interrupt. The CPU recognizes interrupt signals in "High" level as interrupt. Interrupt signals directly sent from peripheral functions to the CPU are configured to output "High" to indicate an interrupt request.

Active level is set to the clock generator for interrupts which can be a trigger to release standby. Interrupt requests from peripheral functions are set as rising-edge or falling-edge triggered. Interrupt requests from interrupt pins can be set as level-sensitive ("High" or "Low") or edge-triggered (rising or falling).

If an interrupt source is used for clearing a standby mode, setting the relevant clock generator register is also required. Enable the CGIMCGx<INTxEN> bit and specify the active level in the CGIMCGx<EMCGx> bits. You must set the active level for interrupt requests from each peripheral function as shown in Table 7-3.

An interrupt request detected by the clock generator is notified to the CPU with a signal in "High" level.



7.5.2 Interrupt Handling


7.5.2.1 Flowchart

The following shows how an interrupt is handled.

In the following descriptions, indicates hardware handling. indicates software handling.

Processing	Details	See
	Set the relevant NVIC registers for detecting interrupts.	
	Set the clock generator as well if each interrupt source is used to clear a stand- by mode.	
Settings for detection	oCommon setting	
	NVIC registers	
	oSetting to clear standby mode	
	Clock generator	"7.5.2.2 Preparation"
	Execute an appropriate setting to send the interrupt signal depending on the interrupt type.	
Settings for sending interrupt	oSetting for interrupt from external pin	
signal	Port	
	oSetting for interrupt from peripheral function	
	Peripheral function (See the chapter of each peripheral function for details.)	





Interrupt lines used for clearing a standby mode are connected to the CPU via the clock generator.

"7.5.2.3 Detection by Clock Generator"

The CPU detects the interrupt.

If multiple interrupt requests occur simultaneously, the interrupt request with the highest priority is detected according to the priority order.

"7.5.2.4 Detection by CPU"

1

CPU handles interrupt


The CPU handles the interrupt.

The CPU pushes register contents to the stack before entering the ISR.

"7.5.2.5 CPU processing"



7.5 Interrupts TMPM369FDFG/XBG



7.5.2.2 Preparation

When preparing for an interrupt, you need to pay attention to the order of configuration to avoid any unexpected interrupt on the way.

Initiating an interrupt or changing its configuration must be implemented in the following order basically. Disable the interrupt by the CPU. Configure from the farthest route from the CPU. Then enable the interrupt by the CPU.

To configure the clock generator, you must follow the order indicated here not to cause any unexpected interrupt. First, configure the precondition. Secondly, clear the data related to the interrupt in the clock generator and then enable the interrupt.

The following sections are listed in the order of interrupt handling and describe how to configure them.

- 1. Disabling interrupt by CPU
- 2. CPU registers setting
- 3. Pre configuration (1) (Interrupt from external pin)
- 4. Pre configuration (2) (Interrupt from peripheral function)
- 5. Pre configuration (3) (Interrupt Set-Pending Register)
- 6. Configuring the clock generator
- 7. Enabling interrupt by CPU

(1) Disabling interrupt by CPU

To make the CPU for not accepting any interrupt, write "1" to the corresponding bit of the PRI-MASK Register. All interrupts and exceptions other than non-maskable interrupts and hard faults can be masked.

Use "MSR" instruction to set this register.

Interrupt mask register		
PRIMASK	←	"1" (interrupt disabled)

Note 1: PRIMASK register cannot be modified by the user access level.

Note 2: If a fault causes when "1" is set to the PRIMASK register, it is treated as a hard fault.



(2) CPU registers setting

You can assign a priority level by writing to <PRI_n> field in an Interrupt Priority Register of the NVIC register.

Each interrupt source is provided with eight bits for assigning a priority level from 0 to 255, but the number of bits actually used varies with each product. Priority level 0 is the highest priority level. If multiple sources have the same priority, the smallest-numbered interrupt source has the highest priority.

You can assign grouping priority by using the PRIGROUP field in the Application Interrupt and Reset Control Register.

NVIC register					
<pri_n></pri_n>	←	"priority"			
<prigroup></prigroup>	←	"group priority"(This is configurable if required.)			

Note: "n" indicates the corresponding exceptions/interrupts.

This product uses three bits for assigning a priority level.

(3) Pre configuration (1) (Interrupt from external pin)

Set "1" to the port function register of the corresponding pin. Setting PxFRn[m] allows the pin to be used as the function pin. Setting PxIE[m] allows the pin to be used as the input port.

Port register						
PxFRn <pxmfn></pxmfn>	←	"1"				
PxIE <pxmie></pxmie>	←	"1"				

Note:x: port number / m: corresponding bit / n: function register number

In modes other than STOP mode, setting PxIE to enable input enables the corresponding interrupt input regardless of the PxFR setting. Be careful not to enable interrupts that are not used. Also, be aware of the description of "7.5.1.4 Precautions when using external interrupt pins".

(4) Pre configuration (2) (Interrupt from peripheral function)

The setting varies depending on the peripheral function to be used. See the chapter of each peripheral function for details.

(5) Pre configuration (3) (Interrupt Set-Pending Register)

To generate an interrupt by using the Interrupt Set-Pending Register, set "1" to the corresponding bit of this register.

NVIC register						
Interrupt Set-Pending [m]	←	"1"				

Note: m: corresponding bit

(6) Configuring the clock generator

For an interrupt source to be used for exiting a standby mode, you need to set the active level and enable interrupts in the CGIMCG register of the clock generator. The CGIMCG register is capable of configuring each source.

7.5 Interrupts TMPM369FDFG/XBG

Before enabling an interrupt, clear the corresponding interrupt request already held. This can avoid unexpected interrupt. To clear corresponding interrupt request, write a value corresponding to the interrupt to be used to the CGICRCG register. See "7.6.3.5 CGICRCG(CG Interrupt Request Clear Register)" for each value.

Interrupt requests from external pins can be used without setting the clock generator if they are not used for exiting a standby mode. However, an "High" pulse or "High"-level signal must be input so that the CPU can detect it as an interrupt request. Also, be aware of the description of "7.5.1.4 Precautions when using external interrupt pins".

Clock generator register						
CGIMCGn <emcgm></emcgm>	←	active level				
CGICRCG <icrcg></icrcg>	←	Value corresponding to the interrupt to be used				
CGIMCGn <intmen></intmen>	←	"1" (interrupt enabled)				

Note:n: register number / m: number assigned to interrupt source

(7) Enabling interrupt by CPU

Enable the interrupt by the CPU as shown below.

Clear the suspended interrupt in the Interrupt Clear-Pending Register. Enable the intended interrupt with the Interrupt Set-Enable Register. Each bit of the register is assigned to a single interrupt source.

Writing "1" to the corresponding bit of the Interrupt Clear-Pending Register clears the suspended interrupt. Writing "1" to the corresponding bit of the Interrupt Set-Enable Register enables the intended interrupt.

To generate interrupts in the Interrupt Set-Pending Register setting, factors to trigger interrupts are lost if pending interrupts are cleared. Thus, this operation is not necessary.

At the end, PRIMASK register is zero cleared.

NVIC register							
Interrupt Clear-Pending [m]	←	"1"					
Interrupt Set-Enable [m]	←	"1"					
Interrupt mask register							
PRIMASK ← "0"							

Note 1: m: corresponding bit

Note 2: PRIMASK register cannot be modified by the user access level.

7.5.2.3 Detection by Clock Generator

If an interrupt source is used for exiting a standby mode, an interrupt request is detected according to the active level specified in the clock generator, and is notified to the CPU.

An edge-triggered interrupt request, once detected, is held in the clock generator. A level-sensitive interrupt request must be held at the active level until it is detected, otherwise the interrupt request will cease to exist when the signal level changes from active to inactive.

When the clock generator detects an interrupt request, it keeps sending the interrupt signal in "High" level to the CPU until the interrupt request is cleared in the CG Interrupt Request Clear (CGICRCG) Register. If a standby mode is exited without clearing the interrupt request, the same interrupt will be detected again when normal operation is resumed. Be sure to clear each interrupt request in the ISR.



7.5.2.4 Detection by CPU

The CPU detects an interrupt request with the highest priority.

7.5.2.5 CPU processing

On detecting an interrupt, the CPU pushes the contents of PC, PSR, r0-r3, r12 and LR to the stack then enter the ISR.

7.5.2.6 Interrupt Service Routine (ISR)

An ISR requires specific programming according to the application to be used. This section describes what is recommended at the service routine programming and how the source is cleared.

(1) Pushing during ISR

An ISR normally pushes register contents to the stack and handles an interrupt as required. The Cortex-M3 core automatically pushes the contents of PC, PSR, r0-r3, r12 and LR to the stack. No extra programming is required for them.

Push the contents of other registers if needed.

Interrupt requests with higher priority and exceptions such as NMI are accepted even when an ISR is being executed. We recommend you to push the contents of general-purpose registers that might be rewritten.

(2) Clearing an interrupt source

If an interrupt source is used for clearing a standby mode, each interrupt request must be cleared with the CG Interrupt Request Clear (CGICRCG) Register.

If an interrupt is set as edge-sensitive, clear an interrupt request by setting the corresponding value in the CGICRCG register. When an active edge occurs again, a new interrupt request will be detected.

If an interrupt source is set as level-sensitive, an interrupt request continues to exist until it is cleared at its source. Therefore, the interrupt source must be cleared. Clearing the interrupt source automatically clears the interrupt request signal from the clock generator.

Page 111 2022/09/30

7.6 Exception/Interrupt-Related Registers

The CPU's NVIC registers and clock generator registers described in this chapter are shown below with their respective addresses.

7.6.1 Register List

NVIC registers

Base Address = 0xE000_E000

Vicingisters Base Address - Ukburg_burg						
Register name	Address					
SysTick Control and Status Register	0x0010					
SysTick Reload Value Register	0x0014					
SysTick Current Value Register	0x0018					
SysTick Calibration Value Register	0x001C					
Interrupt Set-Enable Register 1	0x0100					
Interrupt Set-Enable Register 2	0x0104					
Interrupt Set-Enable Register 3	0x0108					
Interrupt Set-Enable Register 4	0x010C					
Interrupt Clear-Enable Register 1	0x0180					
Interrupt Clear-Enable Register 2	0x0184					
Interrupt Clear-Enable Register 3	0x0188					
Interrupt Clear-Enable Register 4	0x018C					
Interrupt Set-Pending Register 1	0x0200					
Interrupt Set-Pending Register 2	0x0204					
Interrupt Set-Pending Register 3	0x0208					
Interrupt Set-Pending Register 4	0x020C					
Interrupt Clear-Pending Register 1	0x0280					
Interrupt Clear-Pending Register 2	0x0284					
Interrupt Clear-Pending Register 3	0x0288					
Interrupt Clear-Pending Register 4	0x028C					
Interrupt Priority Register	0x0400 to 0x047F					
Vector Table Offset Register	0x0D08					
Application Interrupt and Reset Control Register	0x0D0C					
System Handler Priority Register	0x0D18, 0x0D1C, 0x0D20					
System Handler Control and State Register	0x0D24					

Clock generator registers

Base Address = 0x400F_3000

Register name	Address		
CG Interrupt Mode Control Register A	CGIMCGA	0x0040	
CG Interrupt Mode Control Register B	CGIMCGB	0x0044	
CG Interrupt Mode Control Register C	CGIMCGC	0x0048	
CG Interrupt Mode Control Register D	CGIMCGD	0x004C	
CG Interrupt Request Clear Register	CGICRCG	0x0060	
Reset Flag Register	CGRSTFLG	0x0064	
NMI Flag Register	CGNMIFLG	0x0068	



7.6.2 NVIC Registers

7.6.2.1 SysTick Control and Status Register

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	COUNTFLAG
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	CLKSOURCE	TICKINT	ENABLE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-17	-	R	Read as 0.
16	COUNTFLAG	R/W	0: Timer not counted to 0
			1: Timer counted to 0
			Returns "1" if timer counted to "0" since last time this was read.
			Clears on read of any part of the SysTick Control and Status Register.
15-3	-	R	Read as 0.
2	CLKSOURCE	R/W	0: External reference clock (fosc/32) (Note)
			1: CPU clock (fsys)
1	TICKINT	R/W	0: Do not pend SysTick
			1: Pend SysTick
0	ENABLE	R/W	0: Disable
			1: Enable
			If "1" is set, it reloads with the value of the Reload Value Register and starts operation.

Note: In this product, fosc which is selected by CGOSCCR <OSCSEL> <EHOSCSEL> by 32 is used as external reference clock.

7.6 Exception/Interrupt-Related Registers

7.6.2.2 SysTick Reload Value Register

	31	30	29	28	27	26	25	24				
bit symbol	-	-	-	-	-	-	-	-				
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol		RELOAD										
After reset	Undefined											
	15	14	13	12	11	10	9	8				
bit symbol				REL	OAD							
After reset				Unde	efined							
	7	6	5	4	3	2	1	0				
bit symbol	RELOAD											
After reset				Unde	efined							

Bit	Bit Symbol	Туре	Function
31-24	-	R	Read as 0.
23-0	RELOAD	R/W	Reload value
			Set the value to load into the SysTick Current Value Register when the timer reaches "0".



7.6.2.3 SysTick Current Value Register

	31	30	29	28	27	26	25	24			
bit symbol	-	-	-	-	-	-	-	-			
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol		CURRENT									
After reset				Unde	efined						
	15	14	13	12	11	10	9	8			
bit symbol				CUR	RENT						
After reset				Unde	efined						
	7	6	5	4	3	2	1	0			
bit symbol		CURRENT									
After reset		Undefined									

Bit	Bit Symbol	Туре	Function
31-24	_	R	Read as 0.
23-0	CURRENT	R/W	[Read] Current SysTick timer value [Write] Clear Writing to this register with any value clears it to 0. Clearing this register also clears the <countflag> bit of the SysTick Control and Status Register.</countflag>

Page 115 2022/09/30

7.6.2.4 SysTick Calibration Value Register

	31	30	29	28	27	26	25	24
bit symbol	NOREF	SKEW	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				TEN	MS			
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				TEN	MS			
After reset	0	0	0	0	1	1	0	0
	7	6	5	4	3	2	1	0
bit symbol				TEN	MS			
After reset	0	0	1	1	0	1	0	1

Bit	Bit Symbol	Туре	Function
31	NOREF	R	0: Reference clock provided
			1: No reference clock
30	SKEW	R	0: Calibration value is 10 ms.
			1: Calibration value is not 10 ms.
29-24	-	R	Read as 0.
23-0	TENMS	R	Calibration value
			Reload value to use for 10 ms timing (0xC35) by external reference clock. (Note)

Note:In the case of multishot, please use <TENMS>-1.



7.6.2.5 Interrupt Set-Enable Register 1

	31	30	29	28	27	26	25	24
bit symbol	SETENA (Interrupt 31)	SETENA (Interrupt 30)	SETENA (Interrupt 29)	SETENA (Interrupt 28)	SETENA (Interrupt 27)	SETENA (Interrupt 26)	SETENA (Interrupt 25)	SETENA (Interrupt 24)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	SETENA (Interrupt 23	SETENA (Interrupt 22)	SETENA (Interrupt 21)	SETENA (Interrupt 20)	SETENA (Interrupt 19)	SETENA (Interrupt 18)	SETENA (Interrupt 17)	SETENA (Interrupt 16)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 SETENA (Interrupt 15)	14 SETENA (Interrupt 14)	13 SETENA (Interrupt 13)	12 SETENA (Interrupt 12)	11 SETENA (Interrupt 11)	10 SETENA (Interrupt 10)	9 SETENA (Interrupt 9)	8 SETENA (Interrupt 8)
	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA
bit symbol	SETENA (Interrupt 15)	SETENA (Interrupt 14)	SETENA (Interrupt 13)	SETENA (Interrupt 12)	SETENA (Interrupt 11)	SETENA (Interrupt 10)	SETENA (Interrupt 9)	SETENA (Interrupt 8)
bit symbol	SETENA (Interrupt 15)	SETENA (Interrupt 14)	SETENA (Interrupt 13)	SETENA (Interrupt 12)	SETENA (Interrupt 11)	SETENA (Interrupt 10)	SETENA (Interrupt 9)	SETENA (Interrupt 8)

Bit	Bit Symbol	Туре	Function
31-0	SETENA	R/W	Interrupt number [31:0]
			[Write]
			1: Enable
			[Read]
			0: Disabled
			1: Enabled
			Each bit corresponds to the specified number of interrupts.
			Writing "1" to a bit in this register enables the corresponding interrupt. Writing "0" has no effect.
			Reading the bits can see the enable/disable condition of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".

7.6 Exception/Interrupt-Related Registers

7.6.2.6 Interrupt Set-Enable Register 2

	31	30	29	28	27	26	25	24
bit symbol	SETENA (Interrupt 63)	SETENA (Interrupt 62)	SETENA (Interrupt 61)	SETENA (Interrupt 60)	SETENA (Interrupt 59)	SETENA (Interrupt 58)	SETENA (Interrupt 57)	SETENA (Interrupt 56)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	SETENA (Interrupt 55)	SETENA (Interrupt 54)	SETENA (Interrupt 53)	SETENA (Interrupt 52)	SETENA (Interrupt 51)	SETENA (Interrupt 50)	SETENA (Interrupt 49)	SETENA (Interrupt 48)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 SETENA (Interrupt 47)	14 SETENA (Interrupt 46)	13 SETENA (Interrupt 45)	12 SETENA (Interrupt 44)	SETENA (Interrupt 43)	10 SETENA (Interrupt 42)	9 SETENA (Interrupt 41)	8 SETENA (Interrupt 40)
bit symbol After reset	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA
	SETENA (Interrupt 47)	SETENA (Interrupt 46)	SETENA (Interrupt 45)	SETENA (Interrupt 44)	SETENA (Interrupt 43)	SETENA (Interrupt 42)	SETENA (Interrupt 41)	SETENA (Interrupt 40)
	SETENA (Interrupt 47)	SETENA (Interrupt 46)	SETENA (Interrupt 45)	SETENA (Interrupt 44)	SETENA (Interrupt 43)	SETENA (Interrupt 42)	SETENA (Interrupt 41)	SETENA (Interrupt 40)

Bit	Bit Symbol	Туре	Function
31-0	SETENA	R/W	Interrupt number [63:32]
			[Write]
			1: Enable
			[Read]
			0: Disabled
			1: Enable
			Each bit corresponds to the specified number of interrupts.
			Writing "1" to a bit in this register enables the corresponding interrupt. Writing "0" has no effect.
			Reading the bits can see the enable/disable condition of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".



7.6.2.7 Interrupt Set-Enable Register 3

	31	30	29	28	27	26	25	24
bit symbol	SETENA (Interrupt 95)	SETENA (Interrupt 94)	SETENA (Interrupt 93)	SETENA (Interrupt 92)	SETENA (Interrupt 91)	SETENA (Interrupt 90)	SETENA (Interrupt 89)	SETENA (Interrupt 88)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	SETENA (Interrupt 87)	SETENA (Interrupt 86)	SETENA (Interrupt 85)	SETENA (Interrupt 84)	SETENA (Interrupt 83)	SETENA (Interrupt 82)	SETENA (Interrupt 81)	SETENA (Interrupt 80)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 SETENA (Interrupt 79)	14 SETENA (Interrupt 78)	13 SETENA (Interrupt 77)	12 SETENA (Interrupt 76)	SETENA (Interrupt 75)	10 SETENA (Interrupt 74)	9 SETENA (Interrupt 73)	8 SETENA (Interrupt 72)
bit symbol After reset	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA
	SETENA (Interrupt 79)	SETENA (Interrupt 78)	SETENA (Interrupt 77)	SETENA (Interrupt 76)	SETENA (Interrupt 75)	SETENA (Interrupt 74)	SETENA (Interrupt 73)	SETENA (Interrupt 72)
	SETENA (Interrupt 79)	SETENA (Interrupt 78)	SETENA (Interrupt 77)	SETENA (Interrupt 76)	SETENA (Interrupt 75)	SETENA (Interrupt 74)	SETENA (Interrupt 73)	SETENA (Interrupt 72)

Bit	Bit Symbol	Туре	Function
31-0	SETENA	R/W	Interrupt number [95:64]
			[Write]
			1: Enable
			[Read]
			0: Disabled
			1: Enable
			Each bit corresponds to the specified number of interrupts.
			Writing "1" to a bit in this register enables the corresponding interrupt. Writing "0" has no effect.
			Reading the bits can see the enable/disable condition of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".

Page 119 2022/09/30

7.6 Exception/Interrupt-Related Registers

7.6.2.8 Interrupt Set-Enable Register 4

	31	30	29	28	27	26	25	24
bit symbol	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA
bit symbol	(Interrupt 127)	(Interrupt 126)	(Interrupt 125)	(Interrupt 124)	(Interrupt 123)	(Interrupt 122)	(Interrupt 121)	(Interrupt 120)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA
bit symbol	(Interrupt 119)	(Interrupt 118)	(Interrupt 117)	(Interrupt 116)	(Interrupt 115)	(Interrupt 114)	(Interrupt 113)	(Interrupt112)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
hit oumbol	15 SETENA	14 SETENA	13 SETENA	12 SETENA	11 SETENA	10 SETENA	9 SETENA	8 SETENA
bit symbol	-		-			-		
bit symbol After reset	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA	SETENA
	SETENA (Interrupt 111)	SETENA (Interrupt 110)	SETENA (Interrupt 109)	SETENA (Interrupt 108)	SETENA (Interrupt 107)	SETENA (Interrupt 106)	SETENA (Interrupt 105)	SETENA (Interrupt 104)
After reset	SETENA (Interrupt 111)	SETENA (Interrupt 110)	SETENA (Interrupt 109)	SETENA (Interrupt 108)	SETENA (Interrupt 107)	SETENA (Interrupt 106)	SETENA (Interrupt 105)	SETENA (Interrupt 104)
	SETENA (Interrupt 111) 0	SETENA (Interrupt 110) 0	SETENA (Interrupt 109) 0 5	SETENA (Interrupt 108) 0	SETENA (Interrupt 107) 0	SETENA (Interrupt 106) 0	SETENA (Interrupt 105) 0	SETENA (Interrupt 104) 0

Bit	Bit Symbol	Туре	Function
31-0	SETENA	R/W	Interrupt number [127:96]
			[Write]
			1: Enable
			[Read]
			0: Disabled
			1: Enable
			Each bit corresponds to the specified number of interrupts.
			Writing "1" to a bit in this register enables the corresponding interrupt. Writing "0" has no effect.
			Reading the bits can see the enable/disable condition of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".



7.6.2.9 Interrupt Clear-Enable Register 1

	31	30	29	28	27	26	25	24
bit symbol	CLRENA (Interrupt 31)	CLRENA (Interrupt 30)	CLRENA (Interrupt 29)	CLRENA (Interrupt 28)	CLRENA (Interrupt 27)	CLRENA (Interrupt 26)	CLRENA (Interrupt 25)	CLRENA (Interrupt 24)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	CLRENA (Interrupt 23	CLRENA (Interrupt 22)	CLRENA (Interrupt 21)	CLRENA (Interrupt 20)	CLRENA (Interrupt 19)	CLRENA (Interrupt 18)	CLRENA (Interrupt 17)	CLRENA (Interrupt 16)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 CLRENA (Interrupt 15)	14 CLRENA (Interrupt 14)	13 CLRENA (Interrupt 13)	12 CLRENA (Interrupt 12)	11 CLRENA (Interrupt 11)	10 CLRENA (Interrupt 10)	9 CLRENA (Interrupt 9)	8 CLRENA (Interrupt 8)
bit symbol After reset	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA
	CLRENA (Interrupt 15)	CLRENA (Interrupt 14)	CLRENA (Interrupt 13)	CLRENA (Interrupt 12)	CLRENA (Interrupt 11)	CLRENA (Interrupt 10)	CLRENA (Interrupt 9)	CLRENA (Interrupt 8)
	CLRENA (Interrupt 15)	CLRENA (Interrupt 14)	CLRENA (Interrupt 13)	CLRENA (Interrupt 12)	CLRENA (Interrupt 11)	CLRENA (Interrupt 10)	CLRENA (Interrupt 9)	CLRENA (Interrupt 8)

Bit	Bit Symbol	Туре	Function
31-0	CLRENA	R/W	Interrupt number [31:0]
			[Write]
			1: Disabled
			[Read]
			0: Disabled
			1: Enable
			Each bit corresponds to the specified number of interrupts. It can be performed to enable interrupts and to check if interrupts are disabled.
			Writing "1" to a bit in this register disables the corresponding interrupt. Writing "0" has no effect.
			Reading the bits can see the enable/disable condition of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".

7.6.2.10 Interrupt Clear-Enable Register 2

	31	30	29	28	27	26	25	24
bit symbol	CLRENA (Interrupt 63)	CLRENA (Interrupt 62)	CLRENA (Interrupt 61)	CLRENA (Interrupt 60)	CLRENA (Interrupt 59)	CLRENA (Interrupt 58)	CLRENA (Interrupt 57)	CLRENA (Interrupt 56)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	CLRENA (Interrupt 55)	CLRENA (Interrupt 54)	CLRENA (Interrupt 53)	CLRENA (Interrupt 52)	CLRENA (Interrupt 51)	CLRENA (Interrupt 50)	CLRENA (Interrupt 49)	CLRENA (Interrupt 48)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 CLRENA (Interrupt 47)	14 CLRENA (Interrupt 46)	13 CLRENA (Interrupt 45)	12 CLRENA (Interrupt 44)	11 CLRENA (Interrupt 43)	10 CLRENA (Interrupt 42)	9 CLRENA (Interrupt 41)	8 CLRENA (Interrupt 40)
bit symbol After reset	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA
	CLRENA (Interrupt 47)	CLRENA (Interrupt 46)	CLRENA (Interrupt 45)	CLRENA (Interrupt 44)	CLRENA (Interrupt 43)	CLRENA (Interrupt 42)	CLRENA (Interrupt 41)	CLRENA (Interrupt 40)
	CLRENA (Interrupt 47)	CLRENA (Interrupt 46)	CLRENA (Interrupt 45)	CLRENA (Interrupt 44)	CLRENA (Interrupt 43)	CLRENA (Interrupt 42)	CLRENA (Interrupt 41)	CLRENA (Interrupt 40)

Bit	Bit Symbol	Туре	Function
31-0	CLRENA	R/W	Interrupt number [63:32]
			[Write]
			1: Disabled
			[Read]
			0: Disabled
			1: Enable
			Each bit corresponds to the specified number of interrupts. It can be performed to enable interrupts and to check if interrupts are disabled.
			Writing "1" to a bit in this register disables the corresponding interrupt. Writing "0" has no effect.
			Reading the bits can see the enable/disable condition of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".



7.6.2.11 Interrupt Clear-Enable Register 3

	31	30	29	28	27	26	25	24
bit symbol	CLRENA (Interrupt 95)	CLRENA (Interrupt 94)	CLRENA (Interrupt 93)	CLRENA (Interrupt 92)	CLRENA (Interrupt 91)	CLRENA (Interrupt 90)	CLRENA (Interrupt 89)	CLRENA (Interrupt 88)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	CLRENA (Interrupt 87)	CLRENA (Interrupt 86)	CLRENA (Interrupt 85)	CLRENA (Interrupt 84)	CLRENA (Interrupt 83)	CLRENA (Interrupt 82)	CLRENA (Interrupt 81)	CLRENA (Interrupt 80)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 CLRENA (Interrupt 79)	14 CLRENA (Interrupt 78)	13 CLRENA (Interrupt 77)	12 CLRENA (Interrupt 76)	11 CLRENA (Interrupt 75)	10 CLRENA (Interrupt 74)	9 CLRENA (Interrupt 73)	8 CLRENA (Interrupt 72)
bit symbol After reset	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA
	CLRENA (Interrupt 79)	CLRENA (Interrupt 78)	CLRENA (Interrupt 77)	CLRENA (Interrupt 76)	CLRENA (Interrupt 75)	CLRENA (Interrupt 74)	CLRENA (Interrupt 73)	CLRENA (Interrupt 72)
	CLRENA (Interrupt 79)	CLRENA (Interrupt 78)	CLRENA (Interrupt 77)	CLRENA (Interrupt 76)	CLRENA (Interrupt 75)	CLRENA (Interrupt 74)	CLRENA (Interrupt 73)	CLRENA (Interrupt 72)

Bit	Bit Symbol	Туре	Function
31-0	CLRENA	R/W	Interrupt number [95:64]
			[Write]
			1: Enable
			[Read]
			0: Disabled
			1: Enable
			Each bit corresponds to the specified number of interrupts. It can be performed to enable interrupts and to check if interrupts are disabled.
			Writing "1" to a bit in this register disables the corresponding interrupt. Writing "0" has no effect.
			Reading the bits can see the enable/disable condition of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".

Page 123 2022/09/30

7.6 Exception/Interrupt-Related Registers

7.6.2.12 Interrupt Clear-Enable Register 4

	31	30	29	28	27	26	25	24
bit symbol	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA
,	(Interrupt 127)	(Interrupt 126)	(Interrupt 125)	(Interrupt 124)	(Interrupt 123)	(Interrupt 122)	(Interrupt 121)	(Interrupt 120)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA
bit symbol	(Interrupt 119)	(Interrupt 118)	(Interrupt 117)	(Interrupt 116)	(Interrupt 115)	(Interrupt 114)	(Interrupt 113)	(Interrupt112)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
hit aymbal	15 CLRENA	14 CLRENA	13 CLRENA	12 CLRENA	11 CLRENA	10 CLRENA	9 CLRENA	8 CLRENA
bit symbol	-						-	-
bit symbol After reset	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA	CLRENA
,	CLRENA (Interrupt 111)	CLRENA (Interrupt 110)	CLRENA (Interrupt 109)	CLRENA (Interrupt 108)	CLRENA (Interrupt 107)	CLRENA (Interrupt 106)	CLRENA (Interrupt 105)	CLRENA (Interrupt 104)
After reset	CLRENA (Interrupt 111)	CLRENA (Interrupt 110)	CLRENA (Interrupt 109)	CLRENA (Interrupt 108)	CLRENA (Interrupt 107)	CLRENA (Interrupt 106)	CLRENA (Interrupt 105)	CLRENA (Interrupt 104)
,	CLRENA (Interrupt 111) 0	CLRENA (Interrupt 110) 0 6	CLRENA (Interrupt 109) 0	CLRENA (Interrupt 108) 0 4	CLRENA (Interrupt 107) 0	CLRENA (Interrupt 106) 0	CLRENA (Interrupt 105) 0	CLRENA (Interrupt 104) 0

Bit	Bit Symbol	Туре	Function
31-0	CLRENA	R/W	Interrupt number [127:96]
			[Write]
			1: Enable
			[Read]
			0: Disabled
			1: Enable
			Each bit corresponds to the specified number of interrupts. It can be performed to enable interrupts and to check if interrupts are disabled.
			Writing "1" to a bit in this register disables the corresponding interrupt. Writing "0" has no effect.
			Reading the bits can see the enable/disable condition of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".



7.6.2.13 Interrupt Set-Pending Register 1

	31	30	29	28	27	26	25	24
hit aymah al	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND
bit symbol	(Interrupt 31)	(Interrupt 30)	(Interrupt 29)	(Interrupt 28)	(Interrupt 27)	(Interrupt 26)	(Interrupt 25)	(Interrupt 24)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
hit aymah al	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND
bit symbol	(Interrupt 23	(Interrupt 22)	(Interrupt 21)	(Interrupt 20)	(Interrupt 19)	(Interrupt 18)	(Interrupt 17)	(Interrupt 16)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	14	13	12	11	10	9	8
hit aymah al	15 SETPEND	14 SETPEND	13 SETPEND	12 SETPEND	11 SETPEND	10 SETPEND	9 SETPEND	8 SETPEND
bit symbol	-		-			-	-	
bit symbol After reset	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND
	SETPEND (Interrupt 15)	SETPEND (Interrupt 14)	SETPEND (Interrupt 13)	SETPEND (Interrupt 12)	SETPEND (Interrupt 11)	SETPEND (Interrupt 10)	SETPEND (Interrupt 9)	SETPEND (Interrupt 8)
After reset	SETPEND (Interrupt 15) Undefined	SETPEND (Interrupt 14) Undefined	SETPEND (Interrupt 13) Undefined	SETPEND (Interrupt 12) Undefined	SETPEND (Interrupt 11) Undefined	SETPEND (Interrupt 10) Undefined	SETPEND (Interrupt 9)	SETPEND (Interrupt 8) Undefined
	SETPEND (Interrupt 15) Undefined	SETPEND (Interrupt 14) Undefined	SETPEND (Interrupt 13) Undefined	SETPEND (Interrupt 12) Undefined	SETPEND (Interrupt 11) Undefined	SETPEND (Interrupt 10) Undefined	SETPEND (Interrupt 9) Undefined	SETPEND (Interrupt 8) Undefined

Bit	Bit Symbol	Туре	Function
31-0	CLRENA	R/W	Interrupt number [31:0]
			[Write]
			1: Pend
			[Read]
			0: Not pending
			1: Pending
			Each bit corresponds to the specified number can force interrupts into the pending state and determines which interrupts are currently pending.
			Writing "1" to a bit in this register pends the corresponding interrupt. However, writing "1" has no effect on
			an interrupt that is already pending or is disabled. Writing "0" has no effect.
			Reading the bit returns the current state of the corresponding interrupts.
			Writing "1" to a corresponding bit in the Interrupt Clear-Pending Register clears the bit in this register.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".

Page 125 2022/09/30

7.6 Exception/Interrupt-Related Registers

7.6.2.14 Interrupt Set-Pending Register 2

	31	30	29	28	27	26	25	24
bit symbol	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND
bit symbol	(Interrupt 63)	(Interrupt 62)	(Interrupt 61)	(Interrupt 60)	(Interrupt 59)	(Interrupt 58)	(Interrupt 57)	(Interrupt 56)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
hit aymhal	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND
bit symbol	(Interrupt 55)	(Interrupt 54)	(Interrupt 53)	(Interrupt 52)	(Interrupt 51)	(Interrupt 50)	(Interrupt 49)	(Interrupt 48)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	14	13	12	11	10	9	8
hit oumah al	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND	SETPEND
bit symbol	(1 1 1 47)							
	(Interrupt 47)	(Interrupt 46)	(Interrupt 45)	(Interrupt 44)	(Interrupt 43)	(Interrupt 42)	(Interrupt 41)	(Interrupt 40)
After reset	Undefined	(Interrupt 46) Undefined	(Interrupt 45) Undefined	(Interrupt 44) Undefined	(Interrupt 43) Undefined	(Interrupt 42) Undefined	(Interrupt 41) Undefined	(Interrupt 40) Undefined
After reset		` ' '		,		,	,	,
	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	,	Undefined
After reset	Undefined 7	Undefined 6	Undefined 5	Undefined 4	Undefined 3	Undefined 2	Undefined 1	Undefined 0

Bit	Bit Symbol	Туре	Function
31-0	SETPEND	R/W	Interrupt number [63:32]
			[Write]
			1: Pend
			[Read]
			0: Not pending
			1: Pending
			Each bit corresponds to the specified number can force interrupts into the pending state and determines which interrupts are currently pending.
			Writing "1" to a bit in this register pends the corresponding interrupt. However, writing "1" has no effect on an interrupt that is already pending or is disabled. Writing "0" has no effect.
			Reading the bit returns the current state of the corresponding interrupts.
			Clear and Interrupt Set-Pending Register bit by writing "1" to the corresponding bit in the Interrupt Clear-Pending Register.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".



7.6.2.15 Interrupt Set-Pending Register 3

	31	30	29	28	27	26	25	24
hit aymah al	SETPEND							
bit symbol	(Interrupt 95)	(Interrupt 94)	(Interrupt 93)	(Interrupt 92)	(Interrupt 91)	(Interrupt 90)	(Interrupt 89)	(Interrupt 88)
After reset	Undefined							
	23	22	21	20	19	18	17	16
hit aymah al	SETPEND							
bit symbol	(Interrupt 87)	(Interrupt 86)	(Interrupt 85)	(Interrupt 84)	(Interrupt 83)	(Interrupt 82)	(Interrupt 81)	(Interrupt 80)
After reset	Undefined							
	15	14	13	12	11	10	9	8
hit overhol	15 SETPEND	14 SETPEND	13 SETPEND	12 SETPEND	11 SETPEND	10 SETPEND	9 SETPEND	8 SETPEND
bit symbol	-		-			-	-	
bit symbol After reset	SETPEND							
•	SETPEND (Interrupt 79)	SETPEND (Interrupt 78)	SETPEND (Interrupt 77)	SETPEND (Interrupt 76)	SETPEND (Interrupt 75)	SETPEND (Interrupt 74)	SETPEND (Interrupt 73)	SETPEND (Interrupt 72)
After reset	SETPEND (Interrupt 79) Undefined	SETPEND (Interrupt 78) Undefined	SETPEND (Interrupt 77) Undefined	SETPEND (Interrupt 76) Undefined	SETPEND (Interrupt 75) Undefined	SETPEND (Interrupt 74) Undefined	SETPEND (Interrupt 73)	SETPEND (Interrupt 72) Undefined
•	SETPEND (Interrupt 79) Undefined	SETPEND (Interrupt 78) Undefined	SETPEND (Interrupt 77) Undefined	SETPEND (Interrupt 76) Undefined	SETPEND (Interrupt 75) Undefined	SETPEND (Interrupt 74) Undefined	SETPEND (Interrupt 73) Undefined	SETPEND (Interrupt 72) Undefined

Bit	Bit Symbol	Туре	Function
31-0	SETPEND	R/W	Interrupt number [95:64]
			[Write]
			1: Pend
			[Read]
			0: Not pending
			1: Pending
			Each bit corresponds to the specified number can force interrupts into the pending state and determines which interrupts are currently pending.
			Writing "1" to a bit in this register pends the corresponding interrupt. However, writing "1" has no effect on an interrupt that is already pending or is disabled. Writing "0" has no effect.
			Reading the bit returns the current state of the corresponding interrupts.
			Clear and Interrupt Set-Pending Register bit by writing "1" to the corresponding bit in the Interrupt Clear-Pending Register.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".

Page 127 2022/09/30

7.6.2.16 Interrupt Set-Pending Register 4

	31	30	29	28	27	26	25	24
hit aymbal	SETPEND							
bit symbol	(Interrupt 127)	(Interrupt 126)	(Interrupt 125)	(Interrupt 124)	(Interrupt 123)	(Interrupt 122)	(Interrupt 121)	(Interrupt 120)
After reset	Undefined							
	23	22	21	20	19	18	17	16
hit overhol	SETPEND							
bit symbol	(Interrupt 119)	(Interrupt 118)	(Interrupt 117)	(Interrupt 116)	(Interrupt 115)	(Interrupt 114)	(Interrupt 113)	(Interrupt112)
After reset	Undefined							
	15	14	13	12	11	10	9	8
hit ourshal	15 SETPEND	14 SETPEND	13 SETPEND	12 SETPEND	11 SETPEND	10 SETPEND	9 SETPEND	8 SETPEND
bit symbol			-			-		
bit symbol After reset	SETPEND							
	SETPEND (Interrupt 111)	SETPEND (Interrupt 110)	SETPEND (Interrupt 109)	SETPEND (Interrupt 108)	SETPEND (Interrupt 107)	SETPEND (Interrupt 106)	SETPEND (Interrupt 105)	SETPEND (Interrupt 104)
After reset	SETPEND (Interrupt 111) Undefined	SETPEND (Interrupt 110) Undefined	SETPEND (Interrupt 109) Undefined	SETPEND (Interrupt 108) Undefined	SETPEND (Interrupt 107) Undefined	SETPEND (Interrupt 106) Undefined	SETPEND (Interrupt 105)	SETPEND (Interrupt 104) Undefined
	SETPEND (Interrupt 111) Undefined	SETPEND (Interrupt 110) Undefined	SETPEND (Interrupt 109) Undefined	SETPEND (Interrupt 108) Undefined	SETPEND (Interrupt 107) Undefined	SETPEND (Interrupt 106) Undefined	SETPEND (Interrupt 105) Undefined	SETPEND (Interrupt 104) Undefined

Bit	Bit Symbol	Туре	Function
31-0	SETPEND	R/W	Interrupt number [127:96]
			[Write]
			1: Pend
			[Read]
			0: Not pending
			1: Pending
			Each bit corresponds to the specified number can force interrupts into the pending state and determines which interrupts are currently pending.
			Writing "1" to a bit in this register pends the corresponding interrupt. However, writing "1" has no effect on an interrupt that is already pending or is disabled. Writing "0" has no effect.
			Reading the bit returns the current state of the corresponding interrupts.
			Clear and Interrupt Set-Pending Register bit by writing "1" to the corresponding bit in the Interrupt Clear-Pending Register.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".



7.6.2.17 Interrupt Clear-Pending Register 1

	31	30	29	28	27	26	25	24
hit aymah al	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND
bit symbol	(Interrupt 31)	(Interrupt 30)	(Interrupt 29)	(Interrupt 28)	(Interrupt 27)	(Interrupt 26)	(Interrupt 25)	(Interrupt 24)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
hit aymah al	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND
bit symbol	(Interrupt 23	(Interrupt 22)	(Interrupt 21)	(Interrupt 20)	(Interrupt 19)	(Interrupt 18)	(Interrupt 17)	(Interrupt 16)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	14	13	12	11	10	9	8
hit overhol	15 CLRPEND	14 CLRPEND	13 CLRPEND	12 CLRPEND	11 CLRPEND	10 CLRPEND	9 CLRPEND	8 CLRPEND
bit symbol	-		-			-	-	
bit symbol After reset	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND	CLRPEND
	CLRPEND (Interrupt 15)	CLRPEND (Interrupt 14)	CLRPEND (Interrupt 13)	CLRPEND (Interrupt 12)	CLRPEND (Interrupt 11)	CLRPEND (Interrupt 10)	CLRPEND (Interrupt 9)	CLRPEND (Interrupt 8)
After reset	CLRPEND (Interrupt 15) Undefined	CLRPEND (Interrupt 14) Undefined	CLRPEND (Interrupt 13) Undefined	CLRPEND (Interrupt 12) Undefined	CLRPEND (Interrupt 11) Undefined	CLRPEND (Interrupt 10) Undefined	CLRPEND (Interrupt 9)	CLRPEND (Interrupt 8) Undefined
	CLRPEND (Interrupt 15) Undefined	CLRPEND (Interrupt 14) Undefined	CLRPEND (Interrupt 13) Undefined	CLRPEND (Interrupt 12) Undefined	CLRPEND (Interrupt 11) Undefined	CLRPEND (Interrupt 10) Undefined	CLRPEND (Interrupt 9) Undefined	CLRPEND (Interrupt 8) Undefined

Bit	Bit Symbol	Туре	Function
31-0	CLRPEND	R/W	Interrupt number [31:0]
			[Write]
			1: Clear pending interrupt
			[Read]
			0: Not pending
			1: Pending
			Each bit corresponds to the specified number can force interrupts into the pending state and determines which interrupts are currently pending.
			Writing "1" to a bit in this register clears the corresponding pending interrupt. However, writing "1" has no effect on an interrupt that is already being serviced. Writing "0" has no effect.
			Reading the bit returns the current state of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".

Page 129 2022/09/30

7.6 Exception/Interrupt-Related Registers

7.6.2.18 Interrupt Clear-Pending Register 2

	31	30	29	28	27	26	25	24
hit aymah al	CLRPEND							
bit symbol	(Interrupt 63)	(Interrupt 62)	(Interrupt 61)	(Interrupt 60)	(Interrupt 59)	(Interrupt 58)	(Interrupt 57)	(Interrupt 56)
After reset	Undefined							
	23	22	21	20	19	18	17	16
hit aymah al	CLRPEND							
bit symbol	(Interrupt 55)	(Interrupt 54)	(Interrupt 53)	(Interrupt 52)	(Interrupt 51)	(Interrupt 50)	(Interrupt 49)	(Interrupt 48)
After reset	Undefined							
	15	14	13	12	11	10	9	8
hit overhol	15 CLRPEND	14 CLRPEND	13 CLRPEND	12 CLRPEND	11 CLRPEND	10 CLRPEND	9 CLRPEND	8 CLRPEND
bit symbol			-			-	-	
bit symbol After reset	CLRPEND							
	CLRPEND (Interrupt 47)	CLRPEND (Interrupt 46)	CLRPEND (Interrupt 45)	CLRPEND (Interrupt 44)	CLRPEND (Interrupt 43)	CLRPEND (Interrupt 42)	CLRPEND (Interrupt 41)	CLRPEND (Interrupt 40)
After reset	CLRPEND (Interrupt 47) Undefined	CLRPEND (Interrupt 46) Undefined	CLRPEND (Interrupt 45) Undefined	CLRPEND (Interrupt 44) Undefined	CLRPEND (Interrupt 43) Undefined	CLRPEND (Interrupt 42) Undefined	CLRPEND (Interrupt 41)	CLRPEND (Interrupt 40) Undefined
	CLRPEND (Interrupt 47) Undefined	CLRPEND (Interrupt 46) Undefined	CLRPEND (Interrupt 45) Undefined	CLRPEND (Interrupt 44) Undefined	CLRPEND (Interrupt 43) Undefined	CLRPEND (Interrupt 42) Undefined	CLRPEND (Interrupt 41) Undefined	CLRPEND (Interrupt 40) Undefined

Bit	Bit Symbol	Туре	Function
31-0	CLRPEND	R/W	Interrupt number [63:32]
			[Write]
			1: Clear pending interrupt
			[Read]
			0: Not pending
			1: Pending
			Each bit corresponds to the specified number can force interrupts into the pending state and determines which interrupts are currently pending.
			Writing "1" to a bit in this register clears the corresponding pending interrupt. However, writing "1" has no effect on an interrupt that is already being serviced. Writing "0" has no effect.
			Reading the bit returns the current state of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".



7.6.2.19 Interrupt Clear-Pending Register 3

	31	30	29	28	27	26	25	24
bit symbol	CLRPEND	CLRPEND						
	(Interrupt 95)	(Interrupt 94)	(Interrupt 93)	(Interrupt 92)	(Interrupt 91)	(Interrupt 90)	(Interrupt 89)	(Interrupt 88)
After reset	Undefined	Undefined						
	23	22	21	20	19	18	17	16
bit symbol	CLRPEND	CLRPEND						
bit symbol	(Interrupt 87)	(Interrupt 86)	(Interrupt 85)	(Interrupt 84)	(Interrupt 83)	(Interrupt 82)	(Interrupt 81)	(Interrupt 80)
After reset	Undefined	Undefined						
	15	14	13	12	11	10	9	8
hit overhol	CLRPEND	CLRPEND						
bit symbol	(Interrupt 79)	(Interrupt 78)	(Interrupt 77)	(Interrupt 76)	(Interrupt 75)	(Interrupt 74)	(Interrupt 73)	(Interrupt 72)
After reset								
After reset	Undefined	Undefined						
Allei reset	Undefined 7	Undefined 6	Undefined 5	Undefined 4	Undefined 3	Undefined 2	Undefined 1	Undefined 0
		-		-	-	-	Undefined 1 CLRPEND	
bit symbol	7	6	5	4	3	2	1	0

Bit	Bit Symbol	Туре	Function
31-0	CLRPEND	R/W	Interrupt number [95:64]
			[Write]
			1: Clear pending interrupt
			[Read]
			0: Not pending
			1: Pending
			Each bit corresponds to the specified number can force interrupts into the pending state and determines which interrupts are currently pending.
			Writing "1" to a bit in this register clears the corresponding pending interrupt. However, writing "1" has no effect on an interrupt that is already being serviced. Writing "0" has no effect.
			Reading the bit returns the current state of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".

Page 131 2022/09/30

7.6 Exception/Interrupt-Related Registers

7.6.2.20 Interrupt Clear-Pending Register 4

	31	30	29	28	27	26	25	24
hit oumah al	CLRPEND							
bit symbol	(Interrupt 127)	(Interrupt 126)	(Interrupt 125)	(Interrupt 124)	(Interrupt 123)	(Interrupt 122)	(Interrupt 121)	(Interrupt 120)
After reset	Undefined							
	23	22	21	20	19	18	17	16
hit aymhal	CLRPEND							
bit symbol	(Interrupt 119)	(Interrupt 118)	(Interrupt 117)	(Interrupt 116)	(Interrupt 115)	(Interrupt 114)	(Interrupt 113)	(Interrupt112)
After reset	Undefined							
	15	14	13	12	11	10	9	8
hit overhol	15 CLRPEND	14 CLRPEND	13 CLRPEND	12 CLRPEND	11 CLRPEND	10 CLRPEND	9 CLRPEND	8 CLRPEND
bit symbol	-		-			-	-	
bit symbol After reset	CLRPEND							
	CLRPEND (Interrupt 111)	CLRPEND (Interrupt 110)	CLRPEND (Interrupt 109)	CLRPEND (Interrupt 108)	CLRPEND (Interrupt 107)	CLRPEND (Interrupt 106)	CLRPEND (Interrupt 105)	CLRPEND (Interrupt 104)
After reset	CLRPEND (Interrupt 111) Undefined	CLRPEND (Interrupt 110) Undefined	CLRPEND (Interrupt 109) Undefined	CLRPEND (Interrupt 108) Undefined	CLRPEND (Interrupt 107) Undefined	CLRPEND (Interrupt 106) Undefined	CLRPEND (Interrupt 105)	CLRPEND (Interrupt 104) Undefined
	CLRPEND (Interrupt 111) Undefined	CLRPEND (Interrupt 110) Undefined	CLRPEND (Interrupt 109) Undefined	CLRPEND (Interrupt 108) Undefined	CLRPEND (Interrupt 107) Undefined	CLRPEND (Interrupt 106) Undefined	CLRPEND (Interrupt 105) Undefined	CLRPEND (Interrupt 104) Undefined

Bit	Bit Symbol	Туре	Function
31-0	CLRPEND	R/W	Interrupt number [127:96]
			[Write]
			1: Clear pending interrupt
			[Read]
			0: Not pending
			1: Pending
			Each bit corresponds to the specified number can force interrupts into the pending state and determines which interrupts are currently pending.
			Writing "1" to a bit in this register clears the corresponding pending interrupt. However, writing "1" has no effect on an interrupt that is already being serviced. Writing "0" has no effect.
			Reading the bit returns the current state of the corresponding interrupts.

Note: For descriptions of interrupts and interrupt numbers, see Section "7.5.1.5 List of Interrupt Sources".



7.6.2.21 Interrupt Priority Register

Each interrupt is provided with eight bits of an Interrupt Priority Register.

The following shows the addresses of the Interrupt Priority Registers corresponding to interrupt numbers.

	31 24	23 16	15 8	7 0
0xE000_E400	PRI_3	PRI_2	PRI_1	PRI_0
0xE000_E404	PRI_7	PRI_6	PRI_5	PRI_4
0xE000_E408	PRI_11	PRI_10	PRI_9	PRI_8
0xE000_E40C	PRI_15	PRI_14	PRI_13	PRI_12
0xE000_E410	PRI_19	PRI_18	PRI_17	PRI_16
0xE000_E414	PRI_23	PRI_22	PRI_21	PRI_20
0xE000_E418	PRI_27	PRI_26	PRI_25	PRI_24
0xE000_E41C	PRI_31	PRI_30	PRI_29	PRI_28
0xE000_E420	PRI_35	PRI_34	PRI_33	PRI_32
0xE000_E424	PRI_39	PRI_38	PRI_37	PRI_36
0xE000_E428	PRI_43	PRI_42	PRI_41	PRI_40
0xE000_E42C	PRI_47	PRI_46	PRI_45	PRI_44
0xE000_E430	PRI_51	PRI_50	PRI_49	PRI_48
0xE000_E434	PRI_55	PRI_54	PRI_53	PRI_52
0xE000_E438	PRI_59	PRI_58	PRI_57	PRI_56
0xE000_E43C	PRI_63	PRI_62	PRI_61	PRI_60
0xE000_E440	PRI_67	PRI_66	PRI_65	PRI_64
0xE000_E444	PRI_71	PRI_70	PRI_69	PRI_68
0xE000_E448	PRI_75	PRI_74	PRI_73	PRI_72
0xE000_E44C	PRI_79	PRI_78	PRI_77	PRI_76
0xE000_E450	PRI_83	PRI_82	PRI_81	PRI_80
0xE000_E454	PRI_87	PRI_86	PRI_85	PRI_84
0xE000_E458	PRI_91	PRI_90	PRI_89	PRI_88
0xE000_E45C	PRI_95	PRI_94	PRI_93	PRI_92
0xE000_E460	PRI_99	PRI_98	PRI_97	PRI_96
0xE000_E460	PRI_99	Reserved	Reserved	PRI_96
0xE000_E464	PRI_103	PRI_102	PRI_101	PRI_100
0xE000_E468	PRI_107	PRI_106	PRI_105	PRI_104
0xE000_E46C	PRI_111	PRI_110	PRI_109	PRI_108
0xE000_E470	PRI_115	PRI_114	PRI_113	PRI_112
0xE000_E474	PRI_119	PRI_118	PRI_117	PRI_116
0xE000_E478	PRI_123	PRI_122	PRI_121	PRI_120
0xE000_E47C	PRI_127	PRI_126	PRI_125	PRI_124

The number of bits to be used for assigning a priority varies with each product. This product uses three bits for assigning a priority.

The following shows the fields of the Interrupt Priority Registers for interrupt numbers 0 to 3. The Interrupt Priority Registers for all other interrupt numbers have the identical fields. Unused bits return "0" when read, and writing to unused bits has no effect.

Page 133 2022/09/30

	31	30	29	28	27	26	25	24
bit symbol		PRI_3		-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol		PRI_2		-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		PRI_1		-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		PRI_0		-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-29	PRI_3	R/W	Priority of interrupt number 3
28-24	-	R	Read as 0.
23-21	PRI_2	R/W	Priority of interrupt number 2
20-16	-	R	Read as 0.
15-13	PRI_1	R/W	Priority of interrupt number 1
12-8	-	R	Read as 0.
7-5	PRI_0	R/W	Priority of interrupt number 0
4-0	-	R	Read as 0.



7.6.2.22 Vector Table Offset Register

	31	30	29	28	27	26	25	24			
bit symbol		TBLOFF									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol				TBL	OFF						
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				TBL	OFF						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol	TBLOFF	-	-	-	-	-	-	-			
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-7	TBLOFF	R/W	Offset value
			Set the offset value from the top of the space specified in TBLBASE.
			The offset must be aligned based on the number of exceptions in the table. This means that the minimum alignment is 32 words that you can use for up to 16 interrupts. For more interrupts, you must adjust the alignment by rounding up to the next power of two.
6-0	-	R	Read as 0.

Note: <TBLOFF[31:30]> should be set to "00".

Page 135 2022/09/30

7.6.2.23 Application Interrupt and Reset Control Register

	31	30	29	28	27	26	25	24		
bit symbol		VECTKEY/VECTKEYSTAT								
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol				VECTKEY/VE	CTKEYSTAT					
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol	ENDIANESS	-	-	-	-	PRIGROUP				
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol	-	-	-	-	-	SYSRESET REQ	VECTCLR ACTIVE	VECTRESET		
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-16	VECTKEY (Write)/ VECTKEY- STAT(Read)	R/W	Register key [Write] Writing to this register requires 0x5FA in the <vectkey> field. [Read] Read as 0xFA05.</vectkey>
15	ENDIANESS	R/W	Endianness bit:(Note1) 1: big endian 0: little endian
14-11	-	R	Read as 0.
10-8	PRIGROUP	R/W	Interrupt priority grouping 000: seven bits of pre-emption priority, one bit of sub-priority 001: six bits of pre-emption priority, two bits of sub-priority 010: five bits of pre-emption priority, three bits of sub-priority 011: four bits of pre-emption priority, four bits of sub-priority 100: three bits of pre-emption priority, five bits of sub-priority 101: two bits of pre-emption priority, six bits of sub-priority 110: one bit of pre-emption priority, seven bits of sub-priority 111: no pre-emption priority, eight bits of sub-priority The bit configuration to split the interrupt priority register <pri_n> into pre-emption priority and sub priority.</pri_n>
7-3	_	R	Read as 0.
2	SYSRESET REQ	R/W	System Reset Request. 1=CPU outputs a SYSRESETREQ signal. (note2)
1	VECTCLR ACTIVE	R/W	Clear active vector bit 1: clear all state information for active NMI, fault, and interrupts 0: do not clear. This bit self-clears. It is the responsibility of the application to re initialize the stack.
0	VECTRESET	R/W	System Reset bit 1: reset system 0: do not reset system Resets the system, with the exception of debug components (FPB, DWT and ITM) by setting "1" and this bit is also zero cleared.

Note 1: Little-endian is the default memory format for this product.

Note 2: When SYSRESETREQ is output, warm reset is performed on this product. <SYSRESETREQ> is cleared by warm reset.

Page 136 2022/09/30



7.6.2.24 System Handler Priority Register

Each exception is provided with eight bits of a System Handler Priority Register.

The following shows the addresses of the System Handler Priority Registers corresponding to each exception.

	31 24	23 16	15 8	7 0
0xE000 ED18	PRI_7	PRI_6	PRI_5	PRI_4
0XE000_ED16		(Usage Fault)	(Bus Fault)	(Memory Management)
05000 5540	PRI_11	PRI_10	PRI_9	PRI_8
0xE000_ED1C	(SVCall)			
0vE000 ED00	PRI_15	PRI_14	PRI_13	PRI_12
0xE000_ED20	(SysTick)	(PendSV)		(Debug Monitor)

The number of bits to be used for assigning a priority varies with each product. This product uses three bits for assigning a priority.

The following shows the fields of the System Handler Priority Registers for Memory Management, Bus Fault and Usage Fault. Unused bits return "0" when read, and writing to unused bits has no effect.

	31	30	29	28	27	26	25	24
bit symbol		PRI_7		-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	PRI_6			-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		PRI_5		-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PRI_4			-	-	-	-	-
After reset			0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-29	PRI_7	R/W	Reserved
28-24	_	R	Read as 0.
23-21	PRI_6	R/W	Priority of Usage Fault
20-16	_	R	Read as 0.
15-13	PRI_5	R/W	Priority of Bus Fault
12-8	_	R	Read as 0.
7-5	PRI_4	R/W	Priority of Memory Management
4-0	_	R	Read as 0.

Page 137 2022/09/30

System Handler Control and State Register 7.6.2.25

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	USGFAULT ENA	BUSFAULT ENA	MEMFAULT ENA
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	SVCALL PENDED	BUSFAULT PENDED	MEMFAULT PENDED	USGFAULT PENDED	SYSTICKACT	PENDSVACT	-	MONITOR ACT
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	SVCALLACT	-	-	-	USGFAULT ACT	-	BUSFAULT ACT	MEMFAULT ACT
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-19	-	R	Read as 0.
18	USGFAULT	R/W	Usage Fault
	ENA		0: Disabled
			1: Enable
17	BUSFAUL	R/W	Bus Fault
	TENA		0: Disabled
			1: Enable
16	MEMFAULT	R/W	Memory Management
	ENA		0: Disabled
			1: Enable
15	SVCALL	R/W	SVCall
	PENDED		0: Not pended
			1: Pended
14	BUSFAULT	R/W	Bus Fault
	PENDED		0: Not pended
			1: Pended
13	MEMFAULT	R/W	Memory Management
	PENDED		0: Not pended
			1: Pended
12	USGFAULT	R/W	Usage Fault
	PENDED		0: Not pended
			1: Pended
11	SYSTICKACT	R/W	SysTick
			0: Inactive
			1: Active
10	PENDSVACT	R/W	PendSV
			0: Inactive
			1: Active
9	_	R	Read as 0.
8	MONITORACT	R/W	Debug Monitor
			0: Inactive
			1: Active
7	SVCALLACT	R/W	SVCall
			0: Inactive
			1: Active
6-4	_	R	Read as 0.



Bit	Bit Symbol	Туре	Function
3	USGFAULT	R/W	Usage Fault
	ACT		0: Inactive
			1: Active
2	-	R	Read as 0.
1	BUSFAULT	R/W	Bus Fault
	ACT		0: Inactive
			1: Active
0	MEMFAULT	R/W	Memory Management
	ACT		0: Inactive
			1: Active

Note: You must clear or set the active bits with extreme caution because clearing and setting these bits does not repair stack contents.

Page 139 2022/09/30

7.6.3 Clock generator registers

CGIMCGA(CG Interrupt Mode Control Register A) 7.6.3.1

	31	30	29	28	27	26	25	24
bit symbol	-		EMCG3		EM	ST3	-	INT3EN
After reset	0	0	1	0	0	0	undefined	0
	23	22	21	20	19	18	17	16
bit symbol	-		EMCG2		EM	ST2	-	INT2EN
After reset	0	0	1	0	0	0	undefined	0
	15	14	13	12	11	10	9	8
bit symbol	-		EMCG1		EM	ST1	-	INT1EN
After reset	0	0	1	0	0	0	undefined	0
	7	6	5	4	3	2	1	0
bit symbol	-		EMCG0		EM	ST0	-	INT0EN
After reset	0	0	1	0	0	0	undefined	0

Bit	Bit Symbol	Туре	Function
31	-	R	Read as 0.
30-28	EMCG3[2:0]	R/W	active level setting of INT3 standby clear request. (101 to 111: setting prohibited) 000: "Low" level 001: "High" level 010: Falling edge 011: Rising edge
07.00	EMOTO[4.0]	_	100: Both edges
27-26	EMST3[1:0]	R	active level of INT3 standby clear request 00: - 01: Rising edge 10: Falling edge 11: Both edges
25	-	R	Reads as undefined.
24	INT3EN	R/W	INT3 clear input 0:Disable 1: Enable
23	-	R	Read as 0.
22-20	EMCG2[2:0]	R/W	active level setting of INT2 standby clear request. (101 to 111: setting prohibited) 000: "Low" level 001: "High" level 010: Falling edge 011: Rising edge 100: Both edges
19-18	EMST2[1:0]	R	active level of INT2 standby clear request 00: - 01: Rising edge 10: Falling edge 11: Both edges
17	_	R	Reads as undefined.
16	INT2EN	R/W	INT2 clear input 0:Disable 1: Enable
15	_	R	Read as 0.



Bit	Bit Symbol	Туре	Function
14-12	EMCG1[2:0]	R/W	active level setting of INT1 standby clear request. (101 to 111: setting prohibited) 000: "Low" level 001: "High" level 010: Falling edge 011: Rising edge 100: Both edges
11-10	EMST1[1:0]	R	active level of INT1 standby clear request 00: - 01: Rising edge 10: Falling edge 11: Both edges
9	-	R	Reads as undefined.
8	INT1EN	R/W	INT1 clear input 0:Disable 1: Enable
7	-	R	Read as 0.
6-4	EMCG0[2:0]	R/W	active level setting of INT0 standby clear request. (101 to 111: setting prohibited) 000: "Low" level 001: "High" level 010: Falling edge 011: Rising edge 100: Both edges
3-2	EMST0[1:0]	R	active level of INT0 standby clear request 00: - 01: Rising edge 10: Falling edge 11: Both edges
1	-	R	Reads as undefined.
0	INT0EN	R/W	INTO clear input 0:Disable 1: Enable

Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.

Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is pro-

7.6.3.2 CGIMCGB(CG Interrupt Mode Control Register B)

	31	30	29	28	27	26	25	24
bit symbol	-		EMCG7		EM	ST7	-	INT7EN
After reset	0	0	1	0	0	0	undefined	0
	23	22	21	20	19	18	17	16
bit symbol	-		EMCG6			ST6	-	INT6EN
After reset	0	0	1	0	0	0	undefined	0
	15	14	13	12	11	10	9	8
bit symbol	-		EMCG5	_	EM	ST5	-	INT5EN
After reset	0	0	1	0	0	0	undefined	0
	7	6	5	4	3	2	1	0
bit symbol	-		EMCG4			ST4	-	INT4EN
After reset	0	0	1	0	0	0	undefined	0

Bit	Bit Symbol	Туре	Function
31	-	R	Read as 0.
30-28	EMCG7[2:0]	R/W	active level setting of INT7 standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges
27-26	EMST7[1:0]	R	active level of INT7 standby clear request
			00: -
			01: Rising edge
			10: Falling edge
			11: Both edges
25	-	R	Reads as undefined.
24	INT7EN	R/W	INT7 clear input
			0:Disable
			1: Enable
23	_	R	Read as 0.
22-20	EMCG6[2:0]	R/W	active level setting of INT6 standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges
19-18	EMST6[1:0]	R	active level of INT6 standby clear request
			00: -
			01: Rising edge
			10: Falling edge
			11: Both edges
17	-	R	Reads as undefined.
16	INT6EN	R/W	INT6 clear input
			0:Disable
			1: Enable
15	_	R	Read as 0.
14-12	EMCG5[2:0]	R/W	active level setting of INT5 standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges



Bit	Bit Symbol	Туре	Function
11-10	EMST5[1:0]	R	active level of INT5 standby clear request
			00: -
			01: Rising edge
			10: Falling edge
			11: Both edges
9	_	R	Reads as undefined.
8	INT5EN	R/W	INT5 clear input
			0:Disable
			1: Enable
7	_	R	Read as 0.
6-4	EMCG4[2:0]	R/W	active level setting of INT4 standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges
3-2	EMST4[1:0]	R	active level of INT4 standby clear request
			00: -
			01: Rising edge
			10: Falling edge
			11: Both edges
1	_	R	Reads as undefined.
0	INT4EN	R/W	INT4 clear input
			0:Disable
			1: Enable

Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.

Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is prohibited.

7.6.3.3 CGIMCGC(CG Interrupt Mode Control Register C)

	31	30	29	28	27	26	25	24
bit symbol	-		EMCGB		EM	STB	-	INTBEN
After reset	0	0	1	0	0	0	undefined	0
	23	22	21	20	19	18	17	16
bit symbol	-		EMCGA		EMSTA		-	INTAEN
After reset	0	0	1	0	0	0	undefined	0
	15	14	13	12	11	10	9	8
bit symbol	-		EMCG9		EM	ST9	-	INT9EN
After reset	0	0	1	0	0	0	undefined	0
	7	6	5	4	3	2	1	0
bit symbol	-		EMCG8			ST8	-	INT8EN
After reset	0	0	1	0	0	0	undefined	0

Bit	Bit Symbol	Туре	Function
31	-	R	Read as 0.
30-28	EMCGB[2:0]	R/W	active level setting of INTB standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges
27-26	EMSTB[1:0]	R	active level of INTB standby clear request
			00: –
			01: Rising edge
			10: Falling edge
			11: Both edges
25	-	R	Reads as undefined.
24	INTBEN	R/W	INTB clear input
			0:Disable
			1: Enable
23	-	R	Read as 0.
22-20	EMCGA[2:0]	R/W	active level setting of INTA standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges
19-18	EMSTA[1:0]	R	active level of INTA standby clear request
			00: –
			01: Rising edge
			10: Falling edge
			11: Both edges
17	_	R	Reads as undefined.
16	INTAEN	R/W	INTA clear input
			0:Disable
			1: Enable
15	-	R	Read as 0.
14-12	EMCG9[2:0]	R/W	active level setting of INT9 standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges



Bit	Bit Symbol	Туре	Function
11-10	EMST9[1:0]	R	active level of INT9 standby clear request
			00: -
			01: Rising edge
			10: Falling edge
			11: Both edges
9	-	R	Reads as undefined.
8	INT9EN	R/W	INT9 clear input
			0:Disable
			1: Enable
7	_	R	Read as 0.
6-4	EMCG8[2:0]	R/W	active level setting of INT8 standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges
3-2	EMST8[1:0]	R	active level of INT8 standby clear request
			00: -
			01: Rising edge
			10: Falling edge
			11: Both edges
1	_	R	Reads as undefined.
0	INT8EN	R/W	INT8 clear input
			0:Disable
			1: Enable

Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.

Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is prohibited.

7.6 Exception/Interrupt-Related Registers

7.6.3.4 CGIMCGD(CG Interrupt Mode Control Register D)

	31	30	29	28	27	26	25	24
bit symbol	-		EMCGRMCRX		EMSTF	EMSTRMCRX		INTRMC RXEN
After reset	0	0	1	0	0	0	undefined	0
	23	22	21	20	19	18	17	16
bit symbol	-		EMCGRTC		EMS	TRTC	-	INTRTCEN
After reset	0	0	1	0	0	0	undefined	0
	15	14	13	12	11	10	9	8
bit symbol	-		EMCGD		EM	STD	-	INTDEN
After reset	0	0	1	0	0	0	undefined	0
	7	6	5	4	3	2	1	0
bit symbol	-		EMCGUSBWKUP			SBWKUP	-	INTUSB WKUPEN
After reset	0	0	1	0	0	0	undefined	0

Bit	Bit Symbol	Туре	Function
31	-	R	Read as 0.
30-28	EMCGRMC	R/W	active level setting of INTRMCRX standby clear request. (except below : setting prohibited)
	RX[2:0]		011: Rising edge
27-26	EMST	R	active level of INTRMCRX standby clear request
	RMCRX[1:0]		00: -
			01: Rising edge
			10: Falling edge
			11: Both edges
25	-	R	Reads as undefined.
24	INTRMC	R/W	INTRMCRX clear input
	RXEN		0:Disable
			1: Enable
23	-	R	Read as 0.
22-20	EMCG	R/W	active level setting of INTRTC standby clear request. (except below: setting prohibited)
	RTC[2:0]		010: Falling edge
19-18	EMSTRTC[1:0]	R	active level of INTRTC standby clear request
			00: -
			01: Rising edge 10: Falling edge
			11: Both edges
17	1_	R	Reads as undefined.
16	INTRTCEN	R/W	INTRTC clear input
10	INTITIOEN	1000	0:Disable
			1: Enable
15	-	R	Read as 0.
14-12	EMCGD[2:0]	R/W	active level setting of INTD standby clear request. (101 to 111: setting prohibited)
			000: "Low" level
			001: "High" level
			010: Falling edge
			011: Rising edge
			100: Both edges
11-10	EMSTD[1:0]	R	active level of INTD standby clear request
			00: -
			01: Rising edge
			10: Falling edge
			11: Both edges
9	_	R	Reads as undefined.



Bit	Bit Symbol	Туре	Function
8	INTDEN	R/W	INTD clear input 0:Disable 1: Enable
7	_	R	Read as 0.
6-4	EMCGUSB WKUP[2:0]	R/W	active level setting of INTUSBWKUP standby clear request. (101 to 111: setting prohibited) 000: "Low" level 001: "High" level 010: Falling edge 011: Rising edge 100: Both edges
3-2	EMSTUSB WKUP[1:0]	R	active level of INTUSBWKUP standby clear request 00: - 01: Rising edge 10: Falling edge 11: Both edges
1	_	R	Reads as undefined.
0	INTUSB WKUPEN	R/W	INTUSBWKUP clear input 0:Disable 1: Enable

Note 1: <EMSTx> is effective only when <EMCGx[2:0]> is set to "100" for both rising and falling edge. The active level used for the reset of standby can be checked by referring <EMSTx>. If interrupts are cleared with the CGICRCG register, <EMSTx> is also cleared.

Note 2: Please specify the bit for the edge first and then specify the bit for the <INTxEN>. Setting them simultaneously is prohibited.

7.6.3.5 CGICRCG(CG Interrupt Request Clear Register)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	1	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	-	-	-	ICRCG					
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as 0.
4-0	ICRCG[4:0]	W	Clear interrupt requests.
			0_0000: INT0
			0_0001: INT1
			0_0010: INT2
			0_0011: INT3
1			0_0100: INT4
			0_0101: INT5
			0_0110: INT6
			0_0111: INT7
			1_0000 to 1_1111: Reserved.
			Read as 0.



7.6.3.6 CGNMIFLG(NMI Flag Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	NMIFLG3	NMIFLG2	NMIFLG1	NMIFLG0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as 0.
3	NMIFLG3	R	NMI source generation flag 0: not applicable 1: Only upper than the setting voltage when voltage decreasing.
2	NMIFLG2	R	NMI source generation flag 0: not applicable 1: Only lower than the setting voltage when voltage decreasing.
1	NMIFLG1	R	NMI source generation flag 0: not applicable 1: generated from NMI pin
0	NMIFLG0	R	NMI source generation flag 0: not applicable 1: generated from WDT

Note: <NMIFLG[3:0]> are cleared to "0" when they are read.

Page 149 2022/09/30

7.6 Exception/Interrupt-Related Registers

7.6.3.7 CGRSTFLG (Reset Flag Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After power on reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After power on reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8
bit symbol After Power on reset								
After Power on	-	-	-	-	-	-	-	-
After Power on	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0

Bit	Bit Symbol	Туре	Function
31-7	_	R	Read as 0.
6	LVDRSTF	R/W	LVD reset flag
			0: "0" is written
			1: Reset by LVD
5	OFDRSTF	R/W	OFD reset flag
			0: "0" is written
			1: Reset by OFD
4	DBGRSTF	R/W	Debug reset flag (Note2)
			0: "0" is written
			1: Reset from SYSRESETREQ
3	STOP2RSTF	R/W	STOP2 reset flag
			0: "0" is written
			1: Reset flag by STOP2 mode release
2	WDTRSTF	R/W	WDT reset flag
			0: "0" is written
			1: Reset from WDT
1	PINRSTF	R/W	RESET pin flag
			0: "0" is written
			1: Reset from RESET pin.
0	PONRSTF	R/W	Power on reset flag
			0: "0" is written
			1: Reset by Power On Reset

- Note 1: The reset which is generated by application interrupt in NVIC of CPU and setting reset control register <SYSRE-SETREQ> is displayed.
- Note 2: CGRSTFLG is not cleared automatically. Therefore, clear the corresponded bit to "0" to clear it.
- Note 3: TMPM369FDFG/XBG have a built-in power on reset circuit. <PONRSTF> is set to "1" after a power supply is turned on. After other reset is occurred, the corresponded reset flag is set to "1".
- Note 4: After a power supply is turned on, the flag excepted <PONRSTF> is invalid.



8. µDMA Controller (µDMAC)

8.1 Function Overview

8.1.1 Function list

The main functions are shown below.

Table 8-1 µDMA outline

Functions		Features	Outline
Channels	64 channels (2 u	nits)	Unit A: 32 channels, Unit B: 32 channels
	Hardware	Burst (continuous transfer)	
Start trigger	Hardware	Single (single transfer)	DMA requests from peripheral functions
	Software		Configuring using DMAxChnlSwRequest register
	Between units	Unit A > Unit B	Hardware fixation
Priority	Between chan- nels	ch0 (high priority) > > ch31 (high priority) > ch0 (normal priority) > > ch31 (normal priority)	High-priority can be configured by DMAxChnlPriority- Set register
Transfer data size	8/16/32bit		
Addes	Transfer source address	Increment / fixed	Transfer source address and destination address
Address	transfer destina- tion address	Increment / fixed	can be set to increment or fixed.
The number of transfer	1 to 1024		
Transfer type	I	s (register) → memory neral circuits (register) ory	If you select memory to memory, hardware start for DMA start up is not supported.
Interrupt function	Transfer end inte Error interrupt	rrupt	
Transfer mode	Basic mode Automatic reques Ping-pong mode Memory scatter / Peripheral scattel	gather mode	

Note:1 word = 32bit

8.1.2 DMA requests

The below table shows DMA requests. The compositions of the unit A and the unit B are the same.

Table 8-2 DMA request list

ch	Hardware r (The request from the periphe DMA	ral function c	onnected to		e request tting register)	The interrupt request which DMA outputs		
	Factor	Burst	Single	0x4004_C014 (Unit A)	0x4004_D014 (Unit B)	No	Factor	
0	ADC A Conversion End	0	_	bit0	bit0	100	INTDMAADA	
1	ADC B Conversion End	O	-	bit1	bit1	101	INTDMAADB	
2	DAC0 conversion trigger	-	0	bit2	bit2	102	INTDMADAA	
3	DAC1 conversion trigger	-	0	bit3	bit3	103	INTDMADAB	
4	SSP0 reception	0	0	bit4	bit4	104	INTDMASPR0	
5	SSP0 transmission	0	0	bit5	bit5	105	INTDMASPT0	
6	SSP1 reception	0	0	bit6	bit6	106	INTDMASPR1	
7	SSP1 transmission	0	0	bit7	bit7	107	INTDMASPT1	
8	SSP2 reception	0	0	bit8	bit8	108	INTDMASPR2	
9	SSP2 transmission	0	0	bit9	bit9	109	INTDMASPT2	
10	UART4 reception	0	0	bit10	bit10	110	INTDMAUTR0	
11	UART4 transmission	0	0	bit11	bit11	111	INTDMAUTT0	
12	UART5 reception	0	0	bit12	bit12	112	INTDMAUTR1	
13	UART5 transmission	0	0	bit13	bit13	113	INTDMAUTT1	
14	SIO/UART0 reception	0	-	bit14	bit14	114	INTDMARX0	
15	SIO/UART0 transmission	0	-	bit15	bit15	115	INTDMATX0	
16	SIO/UART1 reception	0	-	bit16	bit16	116	INTDMARX1	
17	SIO/UART1 transmission	0	-	bit17	bit17	117	INTDMATX1	
18	SIO/UART2 reception	0	-	bit18	bit18	118	INTDMARX2	
19	SIO/UART2 transmission	0	-	bit19	bit19	119	INTDMATX2	
20	SIO/UART3 reception	0	-	bit20	bit20	120	INTDMARX3	
21	SIO/UART3 transmission	0	-	bit21	bit21	121	INTDMATX3	
22	I2C/SIO0 receive / transmit	0	-	bit22	bit22	104	INTDMASPR0	
23	I2C/SIO1 receive / transmit	0	-	bit23	bit23	122	INTDMASBI1	
24	I2C/SIO2 receive / transmit	0	-	bit24	bit24	123	INTDMASBI2	
25	TMRB0 compare match	0	-	bit25	bit25			
26	TMRB1 compare match	0	-	bit26	bit26			
27	TMRB2 compare match	0	-	bit27	bit27	124	INTDMATB	
28	TMRB3 compare match	0	_	bit28	bit28			
29	TMRB4 compare match	0	_	bit29	bit29			
30	DMA request pin	0	-	bit30	bit30	125	INTDMARQ	
31	-	-	-	bit31	bit31	-	-	
						126	INTDMAAERR	
						127	INTDMABERR	

Note 1: After setting the units A and B as DMAxCfg = 0x00000001, DMAxChnlReqMaskSet = 0xFFFFFFF and DMAxChnlEnableSet = 0xFFFFFFFF, the channel of the unit to be used is set as mask release (it is an applicable bit of DMAxChnlReqMaskClr "1"). However, please do not cancel the same factor by the unit A and B both.



Note 2: Interruption corresponding to each request factor of the software request and the hardware request generated by register setup of a notes relevance bit is outputted. The interruption factor list is a name corresponding to a hardware request. (see the table of the interruption factor list of exceptions chapters)

Page 153 2022/09/30

8.2 Block Diagram TMPM369FDFG/XBG

8.2 Block Diagram

The µDMA controller contains the following blocks.

· APB block

This block controls the access to the control register.

· AHB block

This block controls the bus cycle of the DMA transfer.

· DMA control block

This block controls the whole operation of the DMA.




Figure 8-1 µDMA Block Diagram (common to the Unit A and B)



8.3 Descriptions of Registers

8.3.1 Register list

The following lists the control registers and addresses.

Unit x	Base Address
Unit A	0x4004_C000
Unit B	0x4004_D000

Register names	Address (Base+)	
DMA status Register	DMAxStatus	0x0000
DMA configuration Register	DMAxCfg	0x0004
channel control data base pointer Register	DMAxCtrlBasePtr	0x0008
channel alternate control data base pointer Register	DMAxAltCtlBasePtr	0x000C
reserved	-	0x0010
channel software request Register	DMAxChnlSwRequest	0x0014
channel useburst set Register	DMAxChnlUseburstSet	0x0018
channel useburst clear Register	DMAxChnlUseburstClr	0x001C
channel request mask set Register	DMAxChnlReqMaskSet	0x0020
channel request mask clear Register	DMAxChnlReqMaskClr	0x0024
channel enable set Register	DMAxChnlEnableSet	0x0028
channel enable clear Register	DMAxChnlEnableClr	0x002C
channel primary-alternate set Register	DMAxChnlPriAltSet	0x0030
channel primary-alternate clear Register	DMAxChnlPriAltClr	0x0034
channel priority set Register	DMAxChnlPrioritySet	0x0038
channel priority clear Register	DMAxChnlPriorityClr	0x003C
reserved	-	0x0040 - 0x004B
Bus error clear Register	DMAxErrClr	0x004C
reserved	-	0x0050 - 0x0FFF

Note 1: Access the registers by using word (32 bit) reads and word writes.

Note 2: Access to the "Reserved" address is prohibited.

8.3 Descriptions of Registers

8.3.2 DMAxStatus (DMA Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	1	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	1	1	1	1	1
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	master_ enable
After reset	Undefined	Undefined	Undefined	Undefined	0	0	0	0

Bit	Bit Symbol	Туре	Functions
31-29	-	R	Read as zero.
28	-	R	Read as one.
27-21	-	R	Read as zero.
20-16	-	R	Read as one.
15-8	-	R	Read as zero.
7-4	-	R	Read as undefined value.
3-1	-	R	Read as zero.
0	master_enable	R	DMA operation
			0: Disabled
			1: Enabled



8.3.3 DMAxCfg (DMA Configuration Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	master_ enable
After reset	Undefined							

Bit	Bit Symbol	Туре	Function
31-1	-	W	Write zero.
0	master_	W	DMA operation
	enable		0: Disabled
			1: Enabled

Page 157 2022/09/30

8.3 Descriptions of Registers

8.3.4 DMAxCtrlBasePtr (Channel control data base pointer Register)

	31	30	29	28	27	26	25	24			
bit symbol		ctrl_base_ptr									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol				ctrl_ba	ase_ptr						
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol			ctrl_ba	ase_ptr	-		-	-			
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol	-	-	-	-	-	-	-	-			
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-10	ctrl_base_ptr	R/W	Primary database pointer
			Specifies the base address of the primary data.
9-0	-	R	Read as zero.

8.3.5 DMAxAltCtrlBasePtr (Channel alternate control data base pointer Register)

	31	30	29	28	27	26	25	24
bit symbol			-	alt_ctrl_	base_pt			
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				alt_ctrl_	base_pt			
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol			-	alt_ctrl_	base_pt			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol			-	alt_ctrl_	base_pt			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	alt_ctrl_base_	R	Alternative data base pointer.
	pt		Reads the base address of the alternative data.



8.3.6 DMAxChnlSwRequest(Channel software request Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_sw_re quest (ch31)	chnl_sw_re quest (ch30)	chnl_sw_re quest (ch29)	chnl_sw_re quest (ch28)	chnl_sw_re quest (ch27)	chnl_sw_re quest (ch26)	chnl_sw_re quest (ch25)	chnl_sw_re quest (ch24)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
bit symbol	chnl_sw_re quest (ch23)	chnl_sw_re quest (ch22)	chnl_sw_re quest (ch21)	chnl_sw_re quest (ch20)	chnl_sw_re quest (ch19)	chnl_sw_re quest (ch18)	chnl_sw_re quest (ch17)	chnl_sw_re quest (ch16)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	14	13	12	11	10	9	8
bit symbol	15 chnl_sw_re quest (ch15)	14 chnl_sw_re quest (ch14)	13 chnl_sw_re quest (ch13)	12 chnl_sw_re quest (ch12q)	11 chnl_sw_re quest (ch11)	10 chnl_sw_re quest (ch10)	9 chnl_sw_re quest (ch9)	8 chnl_sw_re quest (ch8)
bit symbol After reset	chnl_sw_re	chnl_sw_re	chnl_sw_re	chnl_sw_re	chnl_sw_re	chnl_sw_re	chnl_sw_re	chnl_sw_re
	chnl_sw_re quest (ch15)	chnl_sw_re quest (ch14)	chnl_sw_re quest (ch13)	chnl_sw_re quest (ch12q)	chnl_sw_re quest (ch11)	chnl_sw_re quest (ch10)	chnl_sw_re quest (ch9)	chnl_sw_re quest (ch8)
	chnl_sw_re quest (ch15) Undefined	chnl_sw_re quest (ch14) Undefined	chnl_sw_re quest (ch13) Undefined	chnl_sw_re quest (ch12q) Undefined	chnl_sw_re quest (ch11) Undefined	chnl_sw_re quest (ch10) Undefined	chnl_sw_re quest (ch9)	chnl_sw_re quest (ch8) Undefined

Bit	Bit Symbol	Туре	Function
31-0	chnl_sw_re	W	DMA request
	quest		0: Requests a transfer
			1: Does not request a transfer
			Specifies transfer requests to the each channel.

Page 159 2022/09/30

8.3.7 DMAxChnlUseburstSet(Channel useburst set Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_useburst _set (ch31)	chnl_useburst _set (ch30)	chnl_useburst _set (ch29)	chnl_useburst _set (ch28)	chnl_useburst _set (ch27)	chnl_useburst _set (ch26)	chnl_useburst _set (ch25)	chnl_useburst _set (ch24)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	chnl_useburst _set (ch23)	chnl_useburst _set (ch22)	chnl_useburst _set (ch21)	chnl_useburst _set (ch20)	chnl_useburst _set (ch19)	chnl_useburst _set (ch18)	chnl_useburst _set (ch17)	chnl_useburst _set (ch16)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	chnl_useburst _set (ch15)	chnl_useburst _set (ch14)	chnl_useburst _set (ch13)	chnl_useburst _set (ch12)	chnl_useburst _set (ch11)	chnl_useburst _set (ch10)	chnl_useburst _set (ch9)	chnl_useburst _set (ch8)
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	chnl useburst	chnl useburst	chnl useburst	chnl useburst	chnl_useburst	chnl_useburst	chnl_useburst	chnl_useburst
bit symbol	_set (ch7)	_set (ch6)	_set (ch5)	_set (ch4)	_set (ch3)	_set (ch2)	_set (ch1)	_set (ch0)

Bit	Bit Symbol	Туре	Function
31-0	chnl_useburst_	R/W	Single transfer disabled
	set		[Write]
			1: Single transfer is disabled.
			[Read]
			0: Single transfer enabled
			1: Single transfer disabled.
			Each bit corresponds to the channels in specified numbers.
			Writing "1" disables the single transfer to the corresponding channel, and only burst transfer request becomes valid. Writing "0" is invalid. Set the DMAxChnlUseburstClr register in order to cancel the disabled single transfer.
			The enable / disable state of the corresponding bit can be confirmed by reading the bit.
			Bits are automatically set in the following condition:
			 This bit is zero cleared, if the number of remaining transfer is less than 2^R times at the end of second 2^R time transfer from the end ("R" is specified by the channel_cfg<r_power> of the control data).</r_power>
			If the channel_cfg <next_useburst> of the control data is set to "1" in the peripheral scatter / gather mode, this bit is set to "1" when the DMA transfer of the alternative data ends.</next_useburst>

Note: Do not set this bit to "1" if you do not use the burst transfer request in the condition that the number of transfer is less than 2^R times.



8.3.8 DMAxChnlUseburstClr(Channel useburst clear Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_useburst _clr (ch31)	chnl_useburst _clr (ch30)	chnl_useburst _clr (ch29)	chnl_useburst _clr (ch28)	chnl_useburst _clr (ch27)	chnl_useburst _clr (ch26)	chnl_useburst _clr (ch25)	chnl_useburst _clr (ch24)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
bit symbol	chnl_useburst _clr (ch23)	chnl_useburst _clr (ch22)	chnl_useburst _clr (ch21)	chnl_useburst _clr (ch20)	chnl_useburst _clr (ch19)	chnl_useburst _clr (ch18)	chnl_useburst _clr (ch17)	chnl_useburst _clr (ch16)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	14	13	12	11	10	9	8
bit symbol	15 chnl_useburst _clr (ch15)	14 chnl_useburst _clr (ch14)	13 chnl_useburst _clr (ch13)	12 chnl_useburst _clr (ch12)	11 chnl_useburst _clr (ch11)	10 chnl_useburst _clr (ch10)	9 chnl_useburst _clr (ch9)	8 chnl_useburst _clr (ch8)
bit symbol After reset	chnl_useburst	chnl_useburst	chnl_useburst	chnl_useburst	chnl_useburst	chnl_useburst	chnl_useburst	chnl_useburst
-	chnl_useburst _clr (ch15)	chnl_useburst _clr (ch14)	chnl_useburst _clr (ch13)	chnl_useburst _clr (ch12)	chnl_useburst _clr (ch11)	chnl_useburst _clr (ch10)	chnl_useburst _clr (ch9)	chnl_useburst _clr (ch8)
-	chnl_useburst _clr (ch15) Undefined	chnl_useburst _clr (ch14) Undefined	chnl_useburst _clr (ch13) Undefined	chnl_useburst _clr (ch12) Undefined	chnl_useburst _clr (ch11) Undefined	chnl_useburst _clr (ch10) Undefined	chnl_useburst _clr (ch9)	chnl_useburst _clr (ch8) Undefined

Bit	Bit Symbol	Туре	Function
31-0	chnl_useburst_	W	Single transfer enabled.
	clr		1: Enables single transfer
			Each bit corresponds to the channels in specified numbers.
			Writing "1" enables the single transfer to the corresponding channel. Writing "0" is invalid.
			To disable or confirm signal transfer, configure the DMAxChnlUseburstSet register.

Page 161 2022/09/30

DMAxChnlReqMaskSet(Channel request mask set Register) 8.3.9

	31	30	29	28	27	26	25	24
bit symbol	chnl_req_mas k_set (ch31)	chnl_req_mas k_set (ch30)	chnl_req_mas k_set (ch29)	chnl_req_mas k_set (ch28)	chnl_req_mas k_set (ch27)	chnl_req_mas k_set (ch26)	chnl_req_mas k_set (ch25)	chnl_req_mas k_set (ch24)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	chnl_req_mas k_set (ch23)	chnl_req_mas k_set (ch22)	chnl_req_mas k_set (ch21)	chnl_req_mas k_set (ch20)	chnl_req_mas k_set (ch19)	chnl_req_mas k_set (ch18)	chnl_req_mas k_set (ch17)	chnl_req_mas k_set (ch16)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	chnl_req_mas k_set (ch15)	chnl_req_mas k_set (ch14)	chnl_req_mas k_set (ch13)	chnl_req_mas k_set (ch12)	chnl_req_mas k_set (ch11)	chnl_req_mas k_set (ch10)	chnl_req_mas k_set (ch9)	chnl_req_mas k_set (ch8)
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	chnl_req_mas k_set (ch7)	chnl_req_mas k_set (ch6)	chnl_req_mas k_set (ch5)	chnl_req_mas k_set (ch4)	chnl_req_mas k_set (ch3)	chnl_req_mas k_set (ch2)	chnl_req_mas k_set (ch1)	chnl_req_mas k_set (ch0)
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	chnl_req_mask _set	R/W	DMA request mask [Write] 1: Mask a DMA request [Read] 0: DMA request valid 1: DMA request invalid Each bit corresponds to the channels in specified numbers. Writing "1" disables the single transfer to the corresponding channel. Writing "0" is invalid. To disable mask, configure the DMAxChnlReqMaskCir register. The status of DMA request mask valid / invalid can be confirmed by reading the bit.
			The status of DIVIA request mask valid / invalid can be confirmed by reading the bit.



8.3.10 DMAxChnlReqMaskClr(Channel request mask clear Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_req_mas k_clr (ch31)	chnl_req_mas k_clr (ch30)	chnl_req_mas k_clr (ch29)	chnl_req_mas k_clr (ch28)	chnl_req_mas k_clr (ch27)	chnl_req_mas k_clr (ch26)	chnl_req_mas k_clr (ch25)	chnl_req_mas k_clr (ch24)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
bit symbol	chnl_req_mas k_clr (ch23)	chnl_req_mas k_clr (ch22)	chnl_req_mas k_clr (ch21)	chnl_req_mas k_clr (ch20)	chnl_req_mas k_clr (ch19)	chnl_req_mas k_clr (ch18)	chnl_req_mas k_clr (ch17)	chnl_req_mas k_clr (ch16)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	14	13	12	11	10	9	8
bit symbol	chnl_req_mas k_clr (ch15)	chnl_req_mas k_clr (ch14)	chnl_req_mas k_clr (ch13)	chnl_req_mas k_clr (ch12)	chnl_req_mas k_clr (ch11)	10 chnl_req_mas k_clr (ch10)	9 chnl_req_mas k_clr (ch9)	8 chnl_req_mas k_clr (ch8)
bit symbol After reset	chnl_req_mas	chnl_req_mas	chnl_req_mas	chnl_req_mas	chnl_req_mas	chnl_req_mas	chnl_req_mas	chnl_req_mas
-	chnl_req_mas k_clr (ch15)	chnl_req_mas k_clr (ch14)	chnl_req_mas k_clr (ch13)	chnl_req_mas k_clr (ch12)	chnl_req_mas k_clr (ch11)	chnl_req_mas k_clr (ch10)	chnl_req_mas k_clr (ch9)	chnl_req_mas k_clr (ch8)
-	chnl_req_mas k_clr (ch15) Undefined	chnl_req_mas k_clr (ch14) Undefined	chnl_req_mas k_clr (ch13) Undefined	chnl_req_mas k_clr (ch12) Undefined	chnl_req_mas k_clr (ch11) Undefined	chnl_req_mas k_clr (ch10) Undefined	chnl_req_mas k_clr (ch9)	chnl_req_mas k_clr (ch8) Undefined

Bit	Bit Symbol	Туре	Function
31-0	chnl_req_mask _clr	W	DMA request mask clear 1: Clears the corresponding channel of the DMA request mask. Each bit corresponds to the channels in specified numbers. DMA request mask of the corresponding channel is cleared by writing "1". Writing "0" is invalid. Configure the DMAxChnlRegMaskSet register to enable and to confirm the function.

Page 163 2022/09/30

8.3.11 DMAxChnlEnableSet(Channel enable set Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_enable_ set (ch31)	chnl_enable_ set (ch30)	chnl_enable_ set (ch29)	chnl_enable_ set (ch28)	chnl_enable_ set (ch27)	chnl_enable_ set (ch26)	chnl_enable_ set (ch25)	chnl_enable_ set (ch24)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	chnl_enable_ set (ch23)	chnl_enable_ set (ch22)	chnl_enable_ set (ch21)	chnl_enable_ set (ch20)	chnl_enable_ set (ch19)	chnl_enable_ set (ch18)	chnl_enable_ set (ch17)	chnl_enable_ set (ch16)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	chnl_enable_ set (ch15)	chnl_enable_ set (ch14)	chnl_enable_ set (ch13)	chnl_enable_ set (ch12)	chnl_enable_ set (ch11)	chnl_enable_ set (ch10)	chnl_enable_ set (ch9)	chnl_enable_ set (ch8)
bit symbol After reset	chnl_enable_							
	chnl_enable_ set (ch15)	chnl_enable_ set (ch14)	chnl_enable_ set (ch13)	chnl_enable_ set (ch12)	chnl_enable_ set (ch11)	chnl_enable_ set (ch10)	chnl_enable_ set (ch9)	chnl_enable_ set (ch8)
	chnl_enable_ set (ch15)	chnl_enable_ set (ch14)	chnl_enable_ set (ch13)	chnl_enable_ set (ch12)	chnl_enable_ set (ch11)	chnl_enable_ set (ch10)	chnl_enable_ set (ch9)	chnl_enable_ set (ch8)

Bit	Bit Symbol	Туре	Function
31-0	chnl_enable_	R/W	DMA operation
	set		[Write]
			1: Enable the corresponding channels.
			[Read]
			0: Corresponding bits are invalid.
			1: Corresponding bits are valid.
			Each bit corresponds to the channels in specified numbers.
			Writing "1" enables the corresponding channels. Writing "0" is invalid. To disable the setting, configure the DMAxChnlEnableClr register.
			The status of valid / invalid if the corresponding channels can be confirmed by reading.
			In the following conditions, the functions automatically becomes invalid.
			· DMA cycle end
			• If the channel_cfg <cycle_ctrl> reads the control data of "000".</cycle_ctrl>
			· A bus error occurs.



8.3.12 DMAxChnlEnableClr(Channel enable clear Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_enable_ clr (ch31)	chnl_enable_ clr (ch30)	chnl_enable_ clr (ch29)	chnl_enable_ clr (ch28)	chnl_enable_ clr (ch27)	chnl_enable_ clr (ch26)	chnl_enable_ clr (ch25)	chnl_enable_ clr (ch24)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
bit symbol	chnl_enable_ clr (ch23)	chnl_enable_ clr (ch22)	chnl_enable_ clr (ch21)	chnl_enable_ clr (ch20)	chnl_enable_ clr (ch19)	chnl_enable_ clr (ch18)	chnl_enable_ clr (ch17)	chnl_enable_ clr (ch16)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	14	13	12	11	10	9	8
bit symbol	chnl_enable_ clr (ch15)	chnl_enable_ clr (ch14)	chnl_enable_ clr (ch13)	chnl_enable_ clr (ch12)	chnl_enable_ clr (ch11)	chnl_enable_ clr (ch10)	chnl_enable_ clr (ch9)	chnl_enable_ clr (ch8)
bit symbol After reset	chnl_enable_	chnl_enable_	chnl_enable_	chnl_enable_	chnl_enable_	chnl_enable_	chnl_enable_	chnl_enable_
	chnl_enable_ clr (ch15)	chnl_enable_ clr (ch14)	chnl_enable_ clr (ch13)	chnl_enable_ clr (ch12)	chnl_enable_ clr (ch11)	chnl_enable_ clr (ch10)	chnl_enable_ clr (ch9)	chnl_enable_ clr (ch8)
	chnl_enable_ clr (ch15) Undefined	chnl_enable_ clr (ch14) Undefined	chnl_enable_ clr (ch13) Undefined	chnl_enable_ clr (ch12) Undefined	chnl_enable_ clr (ch11) Undefined	chnl_enable_ clr (ch10) Undefined	chnl_enable_ clr (ch9)	chnl_enable_ clr (ch8) Undefined

Bit	Bit Symbol	Туре	Function
31-0	chnl_enable_	W	DMA disabled
	clr		1: Disables the corresponding channels.
			Each bit corresponds to the channels in specified numbers.
			Writing "1" disables the corresponding channels. Writing "0" is invalid.
			Configure the DMAxChnlEnableSet register in order to enable and to confirm the function.
			In the following conditions, the functions automatically becomes invalid.
			DMA cycle end
			The channel_cfg <cycle_ctrl> reads the control data of "000".</cycle_ctrl>
			A bus error occurs.

Page 165 2022/09/30

8.3 Descriptions of Registers

8.3.13 DMAxChnlPriAltSet(Channel primary-alternate set Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_pri_alt_ set (ch31)	chnl_pri_alt_ set (ch30)	chnl_pri_alt_ set (ch29)	chnl_pri_alt_ set (ch28)	chnl_pri_alt_ set (ch27)	chnl_pri_alt_ set (ch26)	chnl_pri_alt_ set (ch25)	chnl_pri_alt_ set (ch24)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	chnl_pri_alt_ set (ch23)	chnl_pri_alt_ set (ch22)	chnl_pri_alt_ set (ch21)	chnl_pri_alt_ set (ch20)	chnl_pri_alt_ set (ch19)	chnl_pri_alt_ set (ch18)	chnl_pri_alt_ set (ch17)	chnl_pri_alt_ set (ch16)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	chnl_pri_alt_ set (ch15)	chnl_pri_alt_ set (ch14)	chnl_pri_alt_ set (ch13)	chnl_pri_alt_ set (ch12)	chnl_pri_alt_ set (ch11)	chnl_pri_alt_ set (ch10)	9 chnl_pri_alt_ set (ch9)	chnl_pri_alt_ set (ch8)
bit symbol After reset	chnl_pri_alt_	chnl_pri_alt_						
	chnl_pri_alt_ set (ch15)	chnl_pri_alt_ set (ch14)	chnl_pri_alt_ set (ch13)	chnl_pri_alt_ set (ch12)	chnl_pri_alt_ set (ch11)	chnl_pri_alt_ set (ch10)	chnl_pri_alt_ set (ch9)	chnl_pri_alt_ set (ch8)
	chnl_pri_alt_ set (ch15)	chnl_pri_alt_ set (ch14)	chnl_pri_alt_ set (ch13)	chnl_pri_alt_ set (ch12)	chnl_pri_alt_ set (ch11)	chnl_pri_alt_ set (ch10)	chnl_pri_alt_ set (ch9)	chnl_pri_alt_ set (ch8)

Bit	Bit Symbol	Туре	Function
31-0	chnl_pri_alt_	R/W	Selects primary data or alternative data
	set		[Write]
			1: Uses alternative data
			[Read]
			0: Primary data
			1: Alternative data
			Each bit corresponds to the channels in specified numbers.
			Writing "1" specifies the data of the corresponding channel "alternative". Writing "0" is invalid. Configure the DMAxChnlEnableClr register to disable.
			Data of the corresponding channel can be confirmed, primary or alternative, by reading the bit.
			In the following states, the settings are automatically changed.
			The primary data transfer is completed in ping-pong mode, memory scatter / gather mode or peripheral scatter / gather mode.
			 Data transfer of the alternative data is completed in the ping-pong mode, memory scatter / gather mode or peripheral scatter / gather mode.



8.3.14 DMAxChnlPriAltClr(Channel primary-alternate clear Register)

	31	30	29	28	27	26	25	24
bit symbol	chn_pri_alt_ clr (ch31)	chn_pri_alt_ clr (ch30)	chn_pri_alt_ clr (ch29)	chn_pri_alt_ clr (ch28)	chn_pri_alt_ clr (ch27)	chn_pri_alt_ clr (ch26)	chn_pri_alt_ clr (ch25)	chn_pri_alt_ clr (ch24)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
bit symbol	chn_pri_alt_ clr (ch23)	chn_pri_alt_ clr (ch22)	chn_pri_alt_ clr (ch21)	chn_pri_alt_ clr (ch20)	chn_pri_alt_ clr (ch19)	chn_pri_alt_ clr (ch18)	chn_pri_alt_ clr (ch17)	chn_pri_alt_ clr (ch16)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	14	13	12	11	10	9	8
bit symbol	15 chn_pri_alt_ clr (ch15)	14 chn_pri_alt_ clr (ch14)	13 chn_pri_alt_ clr (ch13)	12 chn_pri_alt_ clr (ch12)	11 chn_pri_alt_ clr (ch11)	10 chn_pri_alt_ clr (ch10)	9 chn_pri_alt_ clr (ch9)	8 chn_pri_alt_ clr (ch8)
bit symbol After reset	chn_pri_alt_	chn_pri_alt_	chn_pri_alt_	chn_pri_alt_	chn_pri_alt_	chn_pri_alt_	chn_pri_alt_	chn_pri_alt_
	chn_pri_alt_ clr (ch15)	chn_pri_alt_ clr (ch14)	chn_pri_alt_ clr (ch13)	chn_pri_alt_ clr (ch12)	chn_pri_alt_ clr (ch11)	chn_pri_alt_ clr (ch10)	chn_pri_alt_ clr (ch9)	chn_pri_alt_ clr (ch8)
	chn_pri_alt_ clr (ch15) Undefined	chn_pri_alt_ clr (ch14) Undefined	chn_pri_alt_ clr (ch13) Undefined	chn_pri_alt_ clr (ch12) Undefined	chn_pri_alt_ clr (ch11) Undefined	chn_pri_alt_ clr (ch10) Undefined	chn_pri_alt_ clr (ch9)	chn_pri_alt_ clr (ch8) Undefined

Bit	Bit Symbol	Туре	Function
31-0	chnl_pri_alt_clr	W	Clears the alternative data setting
			1: Uses the primary data
			Each bit corresponds to the channels in specified numbers.
			Writing "1" sets the data of the corresponding channel to the primary data. Setting "0" is invalid. Configure the DMAxChnlPriAltSet register to set the primary data or to confirm the settings.
			In the following conditions, settings are automatically changed.
			The primary data transfer in the memory scatter / gather mode or peripheral scatter / gather mode.
			The primary data transfer in the ping-pong mode ends.
			The alternative transfer in the ping-pong mode, memory scatter / gather mode or peripheral scatter / gather mode ends.

Page 167 2022/09/30

8.3.15 DMAxChnlPrioritySet(Channel priority set Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_priority_ set (ch31)	chnl_priority_ set (ch30)	chnl_priority_ set (ch29)	chnl_priority_ set (ch28)	chnl_priority_ set (ch27)	chnl_priority_ set (ch26)	chnl_priority_ set (ch25)	chnl_priority_ set (ch24)
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	chnl_priority_ set (ch23)	chnl_priority_ set (ch22)	chnl_priority_ set (ch21)	chnl_priority_ set (ch20)	chnl_priority_ set (ch19)	chnl_priority_ set (ch18)	chnl_priority_ set (ch17)	chnl_priority_ set (ch16)
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	chnl_priority_ set (ch15)	chnl_priority_ set (ch14)	chnl_priority_ set (ch13)	chnl_priority_ set (ch12)	chnl_priority_ set (ch11)	chnl_priority_ set (ch10)	chnl_priority_ set (ch9)	chnl_priority_ set (ch8)
bit symbol After reset	chnl_priority_							
	chnl_priority_ set (ch15)	chnl_priority_ set (ch14)	chnl_priority_ set (ch13)	chnl_priority_ set (ch12)	chnl_priority_ set (ch11)	chnl_priority_ set (ch10)	chnl_priority_ set (ch9)	chnl_priority_ set (ch8)
	chnl_priority_ set (ch15)	chnl_priority_ set (ch14)	chnl_priority_ set (ch13)	chnl_priority_ set (ch12)	chnl_priority_ set (ch11)	chnl_priority_ set (ch10)	chnl_priority_ set (ch9)	chnl_priority_ set (ch8)

Bit	Bit Symbol	Туре	Function
31-0	chnl_priority_	R/W	Priority settings
	set		[Write]
			1: Sets the high-priority
			[Read]
			0: Normal priority
			1: High priority
			Each bit corresponds to the channels in specified numbers.
			Writing "1" sets the priority of the corresponding channel high. Writing "0" is invalid.To change the priority again to the normal, configure the DMAxChnlPriorityClr register.
			the priority of the corresponding channel, high-priority or normal priority, can be confirmed by reading the bit.



8.3.16 DMAxChnlPriorityClr(Channel priority clear Register)

	31	30	29	28	27	26	25	24
bit symbol	chnl_priority_ clr (ch31)	chnl_priority_ clr (ch30)	chnl_priority_ clr (ch29)	chnl_priority_ clr (ch28)	chnl_priority_ clr (ch27)	chnl_priority_ clr (ch26)	chnl_priority_ clr (ch25)	chnl_priority_ clr (ch24)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	23	22	21	20	19	18	17	16
bit symbol	chnl_priority_ clr (ch23)	chnl_priority_ clr (ch22)	chnl_priority_ clr (ch21)	chnl_priority_ clr (ch20)	chnl_priority_ clr (ch19)	chnl_priority_ clr (ch18)	chnl_priority_ clr (ch17)	chnl_priority_ clr (ch16)
After reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	15	4.4	40	12	44	40	0	0
	15	14	13	12	11	10	9	8
bit symbol	chnl_priority_ clr (ch15)	chnl_priority_ clr (ch14)	chnl_priority_ clr (ch13)	chnl_priority_ clr (ch12)	chnl_priority_ clr (ch11)	chnl_priority_ clr (ch10)	chnl_priority_ clr (ch9)	chnl_priority_ clr (ch8)
bit symbol After reset	chnl_priority_	chnl_priority_	chnl_priority_	chnl_priority_	chnl_priority_	chnl_priority_	chnl_priority_	chnl_priority_
	chnl_priority_ clr (ch15)	chnl_priority_ clr (ch14)	chnl_priority_ clr (ch13)	chnl_priority_ clr (ch12)	chnl_priority_ clr (ch11)	chnl_priority_ clr (ch10)	chnl_priority_ clr (ch9)	chnl_priority_ clr (ch8)
	chnl_priority_ clr (ch15) Undefined	chnl_priority_ clr (ch14) Undefined	chnl_priority_ clr (ch13) Undefined	chnl_priority_ clr (ch12) Undefined	chnl_priority_ clr (ch11) Undefined	chnl_priority_ clr (ch10) Undefined	chnl_priority_ clr (ch9)	chnl_priority_ clr (ch8) Undefined

Bit	Bit Symbol	Туре	Function
31-0	chnl_priority_	W	Clears the high-priority setting.
	clr		[Write]
			1:Sets normal priority setting
			Each bit corresponds to the channels in specified numbers.
			Writing "1" changes the priority of the corresponding channel to normal priority. Writing "0" is invalid. Configure the DMAxChnlPrioritySet register to set the high-priority and to confirm the setting.

Page 169 2022/09/30

8.3.17 DMAxErrClr(Bus error clear Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	err_clr
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as zero.
0	err_clr	W	Bus error
			[Write]
			1: Clears a bus error
			[Read]
			0: No bus error
			1: The state of a bus error
			The bus error occurrence can be confirmed by reading the bit.
			Writing "1" clears a bus error. Writing "0" is invalid.

8.4 Operation

This DMA is controlled by the channel control data, which locates on the memory. A channel of the each data is four words and allocated in the contiguous areas same as the number of channels.

There are two kinds of channel control data - primary data and alternative data. According to the operation mode, one of them is selected by setting the register or both data is used.

8.4.1 Channel control data memory map

Figure 8-2 shows the memory map of the channel control data.

Since the channel control data uses a 1KB area, the start address [9:0] of the channel control data must be set to 0x000.

Set the start address of the primary data to the DMAxCtrlBasePtr and the start address of the alternative data to the DMAxAltCtrlBasePtr.






Figure 8-2 Memory Map of the Control Data

Figure 8-2 shows the memory map of which all 32 channels can be used. Necessary areas are determined by the number of usable channels. Table 8-3 shows the relationship between the number of channels and ad-dresses.

Table 8-3 Address bit setting of channel control

01 1				Add	ress			0.11.1.1.1.1
Channel	[9]	[8]	[7]	[6]	[5]	[4]	[3:0]	Settable base address
0	-	-	-	-	-	А		0xXXXX_XX00, 0xXXXX_XX20, 0xXXXX_XX40, 0xXXXX_XX60, 0xXXXX_XX80, 0xXXXX_XXA0, 0xXXXX_XXC0, 0xXXXX_XXE0
0 to 1	1	-	-	1	Α	C[0]		0xXXXX_XX00, 0xXXXX_XX40, 0xXXXX_XX80, 0xXXXX_XXC0
0 to 3	-	-	-	Α	C[1:0]		0xXXXX_XX00, 0xXXXX_XX80
0 to 7	-	-	A		C[2:0]		Channel control data setting	0xXXXX_X000, 0xXXXX_X100, 0xXXXX_X200, 0xXXXX_X300, 0xXXXX_X400, 0xXXXX_X500, 0xXXXX_X600, 0xXXXX_X700, 0xXXXX_X800, 0xXXXX_X900, 0xXXXX_XA00, 0xXXXX_XB00, 0xXXXX_XC00, 0xXXXX_XD00, 0xXXXX_XE00, 0xXXXX_XF00
0 to 15	-	А		C[:	[3:0]			0xXXXX_X000, 0xXXXX_X200, 0xXXXX_X400, 0xXXXX_X600, 0xXXXX_X800, 0xXXXX_XA00, 0xXXXX_XC00, 0xXXXX_XE00
0 to 31	А			C[4:0]			0xXXXX_X000, 0xXXXX_X400, 0xXXXX_X800, 0xXXXX_XC00	

A: Primary/alternative setting (0:primary, 1:alternative)

C[x:0]: Channel number setting

Page 171 2022/09/30

8.4 Operation TMPM369FDFG/XBG

8.4.2 Channel control data structure


The channel control data contains the three kinds of data shown below.

- · The final address of the transfer source address
- · The final address of the transfer destination address
- · Control data

Each of these data is described below.

8.4.2.1 Final address of the transfer source data


Specifies the final address of the data to be transferred. The DMA calculates the start address of the source address using this data.



bit	bit symbol	Function
[31:0]	src_data_end_ptr	The final address of source transfer data


8.4.2.2 Final address of the transfer destination address

Specifies the final address of the destination address. The DMA calculates the start address of the destination address of the transfer destination address.



bit	bit symbol	Function
[31:0]	dst_data_end_ptr	The final address of the transfer destination address

8.4.2.3 Control data settings





T T		
bit	bit symbol	Function
[31:30]	dst_inc	Increment the transfer destination address (note 2)
		00: 1 byte
		01: 2 bytes
		10: 4 bytes
\vdash		11: Do not increment
[29:28]	dst_size	Data size of transfer destination (note1)
		00: 1 byte
1		01: 2 bytes
1		10: 4 bytes 11: Reserved
[27:26]	oro ino	
[27:26]	src_inc	Increment the transfer source address (note 2) 00: 1 byte
		01: 2 bytes
		10: 4 bytes
		11: Do not increment
[25:24]	src_size	Data size of transfer source (note 1)
[20.24]	310_3120	00: 1 byte
		01: 2 bytes
		10: 4 bytes
		11: Reserved
[23:18] -	-	Set "000000".
	R power	Arbitration
[poo.	0000: After one transfer
		0001: After two transfers
		0010: After four transfers
		0011: After eight transfers
		0100: After 16 transfers
		0101: After 32 transfers
		0110: After 64 transfers
1		0111: After 128 transfers
		1000: After 256 transfers
		1001: After 512 transfers
!		1010 - 1111: Do not arbitration
		After the specified numbers of transfers, an existence of a transfer request is checked. If there is a high-priority request, the control is switched to high-priority chan-
[42,4]	n minus 1	nel.
[13:4]	n_minus_1	The number of transfers
		0x000: Once 0x001: Twice
		0x002: Three times
		·
		0x3FF: 1024 times
[3]	next_useburst	Changes the setting of single transfer
	_	0: Do not change the value of <chnl_useburst_set>.</chnl_useburst_set>
		1: Sets <chnl_useburst_set> to "1".</chnl_useburst_set>
		Specifies whether to set "1" to the <chnl_useburst_set> bit at the end of the DMA transfer using alternative data in the peripheral scatter/ gather mode.</chnl_useburst_set>
		Note)
		This bit <chnl_useburst_set> is zero cleared, if the number of remaining transfer is</chnl_useburst_set>
		less than 2 ^R times at the end of second 2 ^R time transfer from the end ("R" is specified by the <r_power>). Setting this bit to "1" sets "1" to the <chnl_userburst_set>.</chnl_userburst_set></r_power>
[2:0]	cycle_ctrl	Operation mode
		000: Invalid. DMA stops the operation.
		001: Basic mode
		010: Automatic request mode
		011: Ping-pong mode
		100: Memory scatter / gather mode (primary data)
		101: Memory scatter / gather mode (alternative data)
		110: Peripheral memory scatter / gather mode (primary data) 111: Peripheral memory scatter / gather mode (alternative data)

Page 173 2022/09/30

8.4 Operation TMPM369FDFG/XBG

Note 1: The setting value of <dst_size> must be the same as <src_size>.

Note 2: According to the settings of <dst_size> and <src_size>, the settings of <dst_inc> and <src_inc> are limited as shown below.

	<src_size>/<dst_size></dst_size></src_size>						
<src_inc>/<dst_inc></dst_inc></src_inc>	00 (1byte)	01 (2byte)	10 (4byte)				
00(1byte)	0	-	-				
01(2byte)	0	0	-				
10(4byte)	0	0	0				
No increments	0	О	0				

8.4.3 Operation modes

This section describes the operation modes configured by channel_cfg<cycle_ctrl> of the channel control data.

8.4.3.1 Invalid setting

The DMA sets the operation mode invalid after the end of transfer. This operation prevents a transfer from being performed again. Also, the operation completes if an invalid data is read either in ping-pong mode, memory scatter / gather mode or peripheral scatter / gather mode.

8.4.3.2 Basic mode

A transfer starts by receiving a transfer request.

An arbitration is performed for every transfer configured by <R_power>. If a higher-priority request exits, the DMA switches a channel. If a transfer request for the operating channel is received, the transfer is continued.

After performing transfers for the number of times specified by <n_minus_1>, a transfer end interrupt is generated.

8.4.3.3 Automatic request mode

A single transfer request stops the transfer in this mode.

A transfer request starts a transfer.

For every transfers configured by <R_power>, a channel is switched if a higher-priority request is received. If not, the transfer is continued.

After performing transfers for the number of times specified by <n_minus_1>, a transfer end interrupt is generated.

8.4.3.4 Ping-pong mode

In ping-pong mode, continuos DMA transfer is performed by switching primary data and alternative data. Reading a data that invalid ("000") is set to <cycle_ctrl> or setting the channel invalid stops the transfer operation and generates a transfer end interrupt.



Preparation:

Prepare primary data and alternative data, and set "1" to the bits of the channels corresponding to both DMAxdma_cfg<master_enable> and DMAxchnl_enable_set.

Task A: Primary data <cycle_ctrl[2:0]> = "011" (ping-pong mode) <R power[3:0]> = "0010" (4 times) <n minus 1[9:0]> = "00_0000_0101" (6 times)

Task B: Alternative data <cycle_ctrl[2:0]> = "011" <R_powe[3:0]r> = "0010" (4 times) <n_minus_1[9:0]> = "00_0000_1011" (12 times)

Task C: Primary data


<n_minus_1[9:0]> = "00_0000_0001"

(2 times)

<cycle ctrl[2:0]> = "011"

<R power[3:0]> = "0001"

Task A Transfer request Transfer request Transfer completation interrupt



Task C Transfer request




Tansfer completaion interrupt

(2 times) Task D: Alternative data <cycle ctrl[2:0]> = "011" <R_powe[3:0]r> = "0010" (4 times) <n_minus_1[9:0]> = "00_0000_0100" (5 times)

Task E: Primary data <cycle_ctrl[2:0]> = "011" <R power[3:0]> = "0010" (4 times) <n_minus_1[9:0]> = "00_0000_0110" (7 times)

Final: Alternative data <cycle_ctrl[2:0]> = "000" (invalid)

Task D Transfer request Tansfer completaion interrupt



Receiving a transfer request, DMA performs a transfer four times and performs arbitration.

If there is no other high-priority requests, DMA performs remaining transfers twice toward a request for a transfer to the corresponding channels.

DMA generates a transfer end interrupt request and performs an arbitration.

After completing the Task A, a primary data for the Task C can be set.

Receiving a transfer request, DMA performs a transfer four times and performs arbitration.

If there is no other high-priority requests, DMA performs transfers twice toward a request for a transfer to the corresponding channels.

DMA generates a transfer end interrupt request and performs an arbitration.

After completing the Task B, an alternative data for the Task D can be set.

Receiving a transfer request, DMA performs a transfer twice and performs arbitration.

DMA generates a transfer end interrupt request and performs an arbitration.

After completing the Task C, an alternative data for the Task E can be set.

Receiving a transfer request, DMA performs a transfer four times and performs arbitration.

If there is no other high-priority requests, DMA performs a transfer once toward a request for a transfer to the corresponding channels

DMA generates a transfer end interrupt request and performs an arbitration.

Receiving a transfer request, DMA performs a transfer four times and performs arbitration.

If there is no other high-priority requests, DMA performs transfers three times toward a request for a transfer to the corresponding channels.

DMA generates a transfer end interrupt request and performs an arbitration.

Even receiving a transfer request, the operation stops because <cycle_ctrl> is set to invalid.

(The operation can be also stopped by setting the <cycle_ctrl> of the Task E to normal mode "001".) 8.4 Operation TMPM369FDFG/XBG

8.4.3.5 Memory scatter / gather mode

In memory scatter / gather mode, primary data is used in order to transfer data for alternative data.

Receiving a transfer request, the DMA transfers four alternative data using primary data. If there is no new requests, it starts data transferring using alternative data. Then, it keeps transferring alternative data using primary data and transfer using alternative data, until either invalid setting ("000") of the <cycle_ctrl> or setting data of the basic mode ("001") is read. A new transfer request is not required during this period. After the transfer operation, an interrupt is generated.

The settings of the channel cfg of primary data must be configured as shown below.

Table 8-4 Setting values of Memory scatter / gather mode (Primary data)

bit	bit symbol	Setting values	Description
[31:30]	dst_inc	10	4-byte increment is specified for transfer destination address.
[29:28]	dst_size	10	4 bytes are specified as transfer destination address.
[27:26]	src_inc	10	4-byte increment is specified for transfer source address.
[25:24]	src_size	10	4 bytes are specified as transfer source address.
[17:14]	R_power	0010	4 is specified as arbitration cycle.
[13:4]	n_minus_1	N	The number of alternative task to be prepared ×4 is specified.
[3]	next_useburst	0	"0" is specified in memory scatter / gather mode.
[2:0]	cycle_ctrl	100	Memory scatter / gather mode (Primary data) is specified. note)

Note: If transfers in the number of transfers set to the <n_minus_1> completes, invalid data "000" is automatically set.



Preparation:

Prepare primary data. Set "100" to <cycle_ctrl[2:0]> and set four task data $4 \times 4 = 16$ as the number of transfer <n_minus_1[9:0]>.

Set alternative data for the task A,B,C and D to the memory location which is set to the <src_data_end_ptr>.

Set "1" to bits of channels corresponding to DMAxdma_cfg<master_enable> and DMAxchnl_enable_set.

Copy A: Primary data
<cycle_ctrl[2:0]> = "100"
(Memory scatter / gather mode)

<R_power[3:0]> = "0010" (4 times)

<n_minus_1[9:0]> = "00_0000_1111"


(16 times)


Task A: Alternative data
<cycle_ctrl[2:0]> = "100"
<R_power[3:0]> = "0010"
(4 times)
<n_minus_1[9:0]> = "00_0000_0010"
(3 times)

Copy B: Primary data


Transfer request Alternate


Auto request





Copy C






Copy C: Primary data

Task C: Alternative data
<cycle_ctrl[2:0]> = "100"
<R_power[3:0]> = "0011"
(8 times)
<n_minus_1[9:0]> =
"00_0000_0100"
(5 times)

Copy D: Primary data



Receiving a transfer request, DMA performs a transfer for alternative data of the task A for four times.

After completing the transfer, a transfer request is automatically generated and arbitration starts.

DMA performs the task A.

After completing the transfer, a transfer request is automatically generated and arbitration starts.

DMA performs transfers for alternative data of the task B for four times.

After completing the transfer, a transfer request is automatically generated and arbitration starts.

DMA performs the task B.

After completing the transfer, a transfer request is automatically generated and arbitration starts.

DMA performs transfers for alternative data of the task C for four times.

After completing the transfer, a transfer request is automatically generated and arbitration starts.

DMA performs the task C.


After completing the transfer, a transfer request is automatically generated and arbitration starts.

DMA performs transfers for alternative data of the task D for four times. DMA also sets "000" to <cycle_ctrl> of the primary data in order to set the next primary data invalid.

A transfer request is automatically generated and arbitration starts.

8.4 Operation TMPM369FDFG/XBG

Task D: Alternative data
<cycle_ctrl[2:0]> = "001"
<R_power[3:0]> = "0010"
(4 times)
<n_minus_1[9:0]> = "00_0000_0011"
(4 times)



DMA performs the task D.

Since <cycle_ctrl> is set to the basic mode "001", DMA generates a transfer end interrupt request after the end of the transfer, and completes the operation.

8.4.3.6 Peripheral scatter / gather mode

Primary data is used in order to transfer data for alternative data in the peripheral scatter / gather mode.

Receiving a transfer request, the DMA transfers four alternative data using primary data, and then starts transfer using alternative data.

After that, if a transfer request is generated, it starts alternative data transferring using primary data. Then, it keeps transferring alternative data using primary data and transfer using alternative data, until either invalid setting ("000") of the <cycle_ctrl> or setting data of the basic mode ("001") is read. A new transfer request is not required during this period. After the transfer operation, an interrupt is generated.

The settings of the channel cfg of primary data must be configured as shown below.

Table 8-5 Fixed values in peripheral scatter / gather mode (Primary data)

bit	bit symbol	Setting value	Description
[31:30]	dst_inc	10	4-byte increment is specified for transfer destination address.
[29:28]	dst_size	10	4 bytes are specified as transfer destination address.
[27:26]	src_inc	10	4-byte increment is specified for transfer source address.
[25:24]	src_size	10	4 bytes are specified as transfer source address.
[17:14]	R_power	0010	
[13:4]	n_minus_1	N	The number of alternative task to be prepared ×4 is specified.
[2:0]	cycle_ctrl	110	Specify peripheral scatter / gather mode (Primary data).


Note: If transfers in the number of transfers set to the <n_minus_1> completes, invalid data "000" is automatically set.

Preparation:

Prepare primary data. Set "110" to <cycle_ctrl[2:0]> and $4 \times 4 = 16$ for four tasks to the number of transfers <n_minus_1[9:0]>. Set alternative data for the task A,B,C and D to the memory location which is set to the <src_data_end_ptr>. Set "1" to bits of channels corresponding to DMAxdma_cfg<master_enable> and DMAxchnl_enable_set.

Copy A: Primary data
<cycle_ctr[2:0]|> = "110"
(Peripheral scatter / gather)
<R_power[3:0]> = "0010"

er)
<R_power[3:0]> = "001
(4 times)
<n_minus_1[9:0]> =
"00_0000_11111"
(16 times)



Receiving a transfer request, DMA performs transfers for alternative data of the task A for four times. After completing the transfer, operation automatically moves on to the task A.




Task A: Alternative data
<cycle_ctrl[2:0]> = "111"
<R_power[3:0]> = "0010"
(4 times)
<n_minus_1[9:0]> = "00_0000_0010"
(3 times)
Copy B: Primary data

Transfer request Copy B

Task B: Alternative data
<cycle_ctrl[2:0]> = "111"
<R_power[3:0]> = "0001"
(2 times)
<n_minus_1[9:0]> =
"00_0000_0111"
(8 times)

Copy C: Primary data



DMA performs the task A.


After completing the transfer, if a transfer request is sent from peripheral function and if it is high-priority request, the next operation starts.

DMA performs transfers for alternative data of the task B for four times

After completing the transfer, processing of the task B automatically starts.

DMA performs the task B. Since an arbitration occurs every 2^{R} times of transfers, three times of transfer is required at least to complete the task B.

After completing the transfer, if a transfer request is sent from peripheral function and if it is high-priority request, the next operation starts




Copy D

DMA performs transfers for alternative data of the Task C for four times.

After completing the transfer, operation automatically moves on to the task C.

Task C: Alternative data
<cycle_ctrl[2:0]> = "111"
<R_power[3:0]> = "0011"
(8 times)
<n_minus_1[9:0]> =
"00_0000_0100"
(5 times)


Copy D: Primary data



DMA performs the task C.


After completing the transfer, if a transfer request is sent from peripheral function and if it is high-priority request, the next operation starts.





The operation automatically moves on to the task D.

Task D: Alternative data
<cycle_ctrl[2:0]> = "001"
<R_power[3:0]> = "0010"
(4 times)
<n_minus_1[9:0]> = "00_0000_0011"
(4 times)



DMA performs the task D.

Since <cycle_ctrl> is set to the basic mode "001", DMA generates a transfer end interrupt request after the end of the transfer, and completes the operation

Page 179 2022/09/30

8.4 Operation TMPM369FDFG/XBG

8.5 Precautions

Extra caution should be exercised when a DMA transfer request is used in the following peripheral functions:

- · Synchronous serial interface (SSP)
- Asynchronous serial communication circuit (UART)
- · Serial channel with 4-byte FIFO (SIO/UART)
- 16-bit timer/event counter (TMRB)
- Analog-to-digital converter (ADC)

8.5.1 When the SSP and UART are Used

When the SSP and UART are used, a water mark level and the number of transfers should be taken into consideration. Perform a transfer in transmission or reception as follows respectively:

Transmission

It is recommended to use a basic mode as a transfer mode.

Disable the single-transfer.

The following two methods are used according to the number of transfers:

a. When a DMA transfer rate is set to "after 1 transfer" as an arbitration rate.

This method can be used in any cases.

Specify "0000" as the arbitration rate setting < R_power> for the control data.

b. When the number of transfers is a multiple of the watermark level of the FIFO.

This method can be used when the number of transfers is a multiple of the watermark level of the FIFO and the watermark level and the number of arbitration rate are the same number.

Set the number of arbitration rates < R_power> for the control data to a multiple of the water-mark level of the FIFO.

· Reception

Use the SSP and UART according to the number of transfers as follows:

a. Less than the watermark level

Only a single-transfer request occurs.

It is recommended to use a basic mode as a transfer mode.

Specify "0000" as the arbitration rate <R_power> for the control data.

b. A multiple of the watermark level

Disable the single-transfer.

It is recommended to use a basic mode as a transfer mode.

Set the number of arbitration rates <R_power> for the control data to a multiple of the water-mark level of the FIFO.

c. Other than the above

Use the peripheral scatter/gather mode as a transfer mode.

Prepare two tasks.

Set the first task to the same setting as . Disable the single-transfer. Set the number of arbitration rates <R_power> to a multiple of the watermark level of the FIFO. Perform DMA transfers up to the number of multiple of the watermark level.



Set the second task to the same setting as <a>. Enable the single-transfer. Specify "0000" as the arbitration setting <R power>. Transfer the remaining data.

8.5.2 SIO/UART, TMRB, ADC are Used

The following points should be considered:

- It is recommended to use the basic mode as a transfer mode.
- Set "after 1 transfer" as a DMA transfer rate.

Specify "0000" as the arbitration rate <R_power> for the control data.

· Do not use the FIFO of the SIO/UART.

Use the SIO/UART with the single-buffer or double-buffer setting.

When the double-buffer is used on transmission, write two data to the double-buffer, and then start the DMA transfer.

A new request occurs after the DMA transfer is started, only one transfer is performed. Design the program to perform a DMA transfer surely.

In case that transfer will not be started, the following circumstances can be expected:

- · A higher priority transfer request occurs in the same unit
- · A transfer destination conflict occurs between other higher bus master and a sender.

As a guide, this μDMA controller takes 11 clocks on pre-/post-processing. It takes approximately 5 clocks for a data transfer between the peripheral functions and internal RAM.

8. µDMA Controller (µDMAC)

8.4 Operation TMPM369FDFG/XBG



9. Input / OUtput port

9.1 Port Function

9.1.1 Function List

TMPM369FDFG/XBG have 102 ports. These ports are also used as input/output pins for built-in peripheral functions.

Table 9-1 show lists of port functions.

Page 183 2022/09/30

9.1 Port Function TMPM369FDFG/XBG

Table 9-1 List of Port Function

Port	Pin name	Input / Out- put	Programmable Pull-up Pull-down	Schmitt input	Noise filter	Program- mable Open-drain	Function pin
Port A							
	PA0	I/O	Pull-up Pull-down	0	-	0	TDO/SWV/DTR5
	PA1	I/O	Pull-up Pull-down	0	-	0	TMS/SWDIO/DSR5
	PA2	I/O	Pull-up Pull-down	0	-	0	TCK/SWCLK/RIN5
	PA3	I/O	Pull-up Pull-down	0	o	0	TDI/DCD5/INT3
	PA4	I/O	Pull-up Pull-down	0	0	0	TRST/RTS5
	PA5	I/O	Pull-up Pull-down	0	-	0	TRACECLK/RXD5/IRIN5
	PA6	I/O	Pull-up Pull-down	0	-	0	TRACEDATA0/TXD5/IROUT5
	PA7	I/O	Pull-up Pull-down	0	-	0	TRACEDATA1/CTS5/ SCLK3CTS3/TB7OUT
Port B							
	PB0	I/O	Pull-up Pull-down	0	-	0	TRACEDATA2/TXD3
	PB1	I/O	Pull-up Pull-down	0	-	0	TRACEDATA3/RXD3
	PB2	I/O	Pull-up Pull-down	0	-	0	WR/SP2CLK/MTOUT03/ MTTB3OUT
	PB3	I/O	Pull-up Pull-down	0	-	0	RD/SP2DO/MTOUT13/MTTB3IN
	PB4	I/O	Pull-up Pull-down	-	o	0	CS0/SP2DI/GEMG3/INT7
	PB5	I/O	Pull-up Pull-down	0	o	0	ALE/SP2FSS/MT3IN/INT1
	PB6	Output	Pull-up Pull-down	0	-	0	BELL/SCOUT/TB3OUT
Port C							
	PC0	I/O	Pull-up Pull-down	0	o	0	A0/INTE
	PC1	I/O	Pull-up Pull-down	0	o	0	A1/INTF
	PC2	I/O	Pull-up Pull-down	0	-	0	A2
	PC3	I/O	Pull-up Pull-down	0	-	0	A3
	PC4	I/O	Pull-up Pull-down	0	-	0	A4
	PC5	I/O	Pull-up Pull-down	0	-	0	A5
	PC6	I/O	Pull-up Pull-down	o	-	0	A6
	PC7	I/O	Pull-up Pull-down	0	-	0	A7
Port D							



Table 9-1 List of Port Function

Port	Pin name	Input / Out- put	Programmable Pull-up Pull-down	Schmitt input	Noise filter	Program- mable Open-drain	Function pin
	PD0	I/O	Pull-up Pull-down	o	-	0	A8
	PD1	I/O	Pull-up Pull-down	0	-	0	A9
	PD2	I/O	Pull-up Pull-down	0	-	0	A10
	PD3	I/O	Pull-up Pull-down	o	-	0	A11
	PD4	I/O	Pull-up Pull-down	0	-	0	A12
	PD5	I/O	Pull-up Pull-down	o	-	0	A13
	PD6	I/O	Pull-up Pull-down	o	-	0	A14
	PD7	I/O	Pull-up Pull-down	0	_	0	A15
Port E							
	PE0	I/O	Pull-up Pull-down	o	o	0	A0/A16/INT4/TB0IN
	PE1	I/O	Pull-up Pull-down	0	0	0	RXD0/A1/A17/INT5/TB1IN
	PE2	I/O	Pull-up Pull-down	0	-	0	TXD0/A2/A18/TB1OUT
	PE3	I/O	Pull-up Pull-down	0	-	0	SCLK0/A3/A19/CTS0/TB0OUT
	PE4	I/O	Pull-up Pull-down	0	-	0	SCLK1/A4/A20/CTS1/TB2OUT
	PE5	I/O	Pull-up	0	-	0	TXD1/A5/A21
	PE6	I/O	Pull-up Pull-down	0	-	0	RXD1/A6/A22
	PE7	I/O	Pull-up Pull-down	0	0	0	A7/A23/INT6/TB2IN
Port F							
	PF0	I/O	Pull-up Pull-down	o	_	0	D0/AD0/CTS4
	PF1	I/O	Pull-up Pull-down	0	-	0	D1/AD1/TXD4/IROUT4
	PF2	I/O	Pull-up Pull-down	0	-	0	D2/AD2/RXD4/IRIN4
	PF3	I/O	Pull-up Pull-down	0	-	0	D3/AD3/RTS4
	PF4	I/O	Pull-up Pull-down	0	o	0	D4/AD4/INT0/DCD4
	PF5	I/O	Pull-up Pull-down	0	-	0	D5/AD5/ENCZ0/RIN4/SCK1
	PF6	I/O	Pull-up Pull-down	0	-	0	D6/AD6/ENCB0/DSR4/SI1/SCL1
	PF7	I/O	Pull-up Pull-down	0	-	0	D7/AD7/ENCA0/DTR4/SO1/SDA1
Port G							

Page 185 2022/09/30

9.1 Port Function TMPM369FDFG/XBG

Table 9-1 List of Port Function

Port	Pin name	Input / Out- put	Programmable Pull-up Pull-down	Schmitt input	Noise filter	Program- mable Open-drain	Function pin
	PG0	I/O	Pull-up Pull-down	0	-	0	D8/AD8/MT0IN
	PG1	I/O	Pull-up Pull-down	0	-	0	D9/AD9/EMG0/GEMG0
	PG2	I/O	Pull-up Pull-down	0	-	0	D10/AD10/ZO0/MTOUT10/ MTTB0IN
	PG3	I/O	Pull-up Pull-down	0	-	0	D11/AD11/WO0/MTOUT00/ MTTB0OUT
	PG4	I/O	Pull-up Pull-down	0	-	0	D12/AD12/YO0/SP1CLK
	PG5	I/O	Pull-up Pull-down	0	-	0	D13/AD13/VO0/SP1DO
	PG6	I/O	Pull-up Pull-down	0	-	0	D14/AD14/XO0/SP1DI
	PG7	I/O	Pull-up Pull-down	0	-	0	D15/AD15/UO0/SP1FSS
Port H							
	PH0	I/O	Pull-up Pull-down	0	-	0	BELH/TB5OUT/MT2IN/ SO2/SDA2
	PH1	I/O	Pull-up Pull-down	0	-	0	CS1/TB4OUT/GEMG2/ SI2/SCL2
	PH2	I/O	Pull-up Pull-down	0	-	0	CS2/CA_TX/MTOUT12/MTTB2IN/ SCK2
	PH3	I/O	Pull-up Pull-down	0	-	0	CS3/CA_RX/MTOUT02/ MTTB2OUT/EM_RPAUSE
	PH4	I/O	Pull-up Pull-down	0	-	0	EM_TPAUSE
	PH5	I/O	Pull-up Pull-down	0	-	0	EM_ETOMOD/TB4IN
	PH6	I/O	Pull-up Pull-down	0	-	0	EM_MAGICP
	PH7	I/O	Pull-up Pull-down	0	-	0	EM_LINK/TB3IN
Port I	•	,			•		
	PI0	I/O	Pull-up Pull-down	0	0	o	INT9/AINA0
	PI1	I/O	Pull-up Pull-down	0	0	0	INTA/AINA1
	PI2	I/O	Pull-up Pull-down	0	0	0	INTB/AINA2
	PI3	I/O	Pull-up Pull-down	0	0	0	INTC/DMAREQ/AINA3
	PI4	I/O	Pull-up Pull-down	0	-	0	AINB0
	PI5	I/O	Pull-up Pull-down	0	-	0	AINB1
	PI6	I/O	Pull-up Pull-down	0	-	0	AINB2
	PI7	I/O	Pull-up Pull-down	0	-	0	AINB3



Table 9-1 List of Port Function

Port	Pin name	Input / Out- put	Programmable Pull-up Pull-down	Schmitt input	Noise filter	Program- mable Open-drain	Function pin
Port J							
	PJ0	I/O	Pull-up Pull-down	0	-	o	AINB4
	PJ1	I/O	Pull-up Pull-down	0	-	0	AINB5
	PJ2	I/O	Pull-up Pull-down	0	-	0	AINB6
	PJ3	I/O	Pull-up Pull-down	0	-	0	AINB7
	PJ4	I/O	Pull-up Pull-down	0	-	0	AINB8
	PJ5	I/O	Pull-up Pull-down	0	-	0	AINB9
	PJ6	I/O	Pull-up Pull-down	o	-	0	AINB10
	PJ7	I/O	Pull-up Pull-down	0	-	0	AINB11
Port K							
	PK0	I/O	Pull-up Pull-down	0	0	o	USBDPON(INTD)
	PK1	I/O	Pull-up Pull-down	0	0	0	USBOC/SP0FSS/INT8/TB6OUT
	PK2	I/O	Pull-up Pull-down	-	-	0	USB_ECLK/SP0DI/ SO0/SDA0
	PK3	I/O	Pull-up Pull-down	0	_	0	USBHPON/SP0DO/ SI0/SCL0
	PK4	I/O	Pull-up Pull-down	0	-	0	RXIN/SP0CLK/SCK0
Port L							
	PL0	I/O	Pull-up Pull-down	0	0	0	EM_RXCLK/INT2/MT1IN/ADTR- GA
	PL1	I/O	Pull-up Pull-down	0	-	0	EM_CRS/EMG1/GEMG1/DATRG/ RXD2
	PL2	I/O	Pull-up Pull-down	0	-	0	EM_RXDV/ZO1/MTOUT11/ MTTB1IN/TXD2
	PL3	I/O	Pull-up Pull-down	0	-	0	EM_RXER/WO1/MTOUT01/ MTTB1OUT/SCLK2/CTS2
	PL4	I/O	Pull-up Pull-down	o	-	0	EM_RXD0/YO1
	PL5	I/O	Pull-up Pull-down	0	-	o	EM_RXD1/VO1
	PL6	I/O	Pull-up Pull-down	0	-	o	EM_RXD2/XO1
	PL7	I/O	Pull-up Pull-down	0	-	0	EM_RXD3/UO1
Port M							
	PM0	I/O	Pull-up Pull-down	0	-	0	EM_MDIO/ENCA1
	PM1	I/O	Pull-up Pull-down	0	-	o	EM_MDC/ENCB1

Page 187 2022/09/30

9.1 Port Function TMPM369FDFG/XBG

Table 9-1 List of Port Function

Port	Pin name	Input / Out- put	Programmable Pull-up Pull-down	Schmitt input	Noise filter	Program- mable Open-drain	Function pin
	PM2	I/O	Pull-up Pull-down	0	-	0	EM_COL/ENCZ1
	PM3	I/O	Pull-up Pull-down	0	-	0	ADTRGB
Port N							
	PN0	I/O	Pull-up Pull-down	O	-	0	EM_TXD0
	PN1	I/O	Pull-up Pull-down	0	-	0	EM_TXD1
	PN2	I/O	Pull-up Pull-down	0	-	0	EM_TXD2
	PN3	I/O	Pull-up Pull-down	0	-	0	EM_TXD3
	PN4	I/O	Pull-up Pull-down	0	-	0	EM_TXEN/TB7IN
	PN5	I/O	Pull-up Pull-down	0	-	0	EM_TXCLK/TB6IN

Note: The noise elimination width of the noise filter is approximately 30 ns under typical conditions.



9.1.2 Port Register General Description

When port registers are used, the following registers must be set.

• PxDATA: Port x data register

This register reads/writes port data.

PxCR: Port x output control register

This register controls outputs.

To enable/disable input with PxIE register.

• PxFRn: Port x function register n

This register sets the functions.

The assigned function can be enabled by setting "1".

• PxOD: Port x open-drain control register

This register controls programmable open-drain outputs.

Programmable open-drain outputs are set with PxOD. When output data is "1", output buffer is disabled and becomes a pseudo-open-drain output.

• PxPUP: Port x pull-up control register

This register controls programmable pull-ups.

• PxPDN: Port x pull-down control register

This register controls programmable pull-downs.

· PxIE: Port x input control register

This register controls inputs.

To prevent through-current, the initial state is disabled to input.

Page 189 2022/09/30

9.1 Port Function TMPM369FDFG/XBG

9.1.3 Port Status during STOP mode

The CGSTBYCR<DRVE> of the clock/mode control part controls inputs/outputs during STOP1 mode. The CGSTBYCR<PTKEEP> controls inputs/outputs during STOP2 mode as well.

While PxIE or PxCR is enabled, if $\langle DRVE \rangle = "1"$ is set or $\langle PTKEEP \rangle = "0" \rightarrow "1"$ is set, inputs or outputs is disabled even during STOP1/STOP2 mode. When $\langle DRVE \rangle$ is set to "0", inputs or outputs is disabled during STOP1 mode except partial ports even PxIE or PxCR is enabled. When transferring the normal mode to the STOP2 mode, $\langle PTKEEP \rangle$ bit must be set to "0" \rightarrow "1" to sustain the port status.

Table 9-2 shows pin status in the STOP mode

Table 9-2 Pin status in the STOP mode

Function	Function	Input/Out- put	STOP1	l mode	STOP2 mode
setting			<drve> = 1</drve>	<drve> = 0</drve>	<ptkeep> = 1</ptkeep>
Port	DA. 4. DN	Input	Setting with PxIE[m]	Disabled	Status is sus- tained.
Port	PAx to PNx	Output	Setting with PxCR[m	Disabled	Status is sus- tained.
Debug func-	TRST, TCKI, TMS, TDI, SWCLK, SWDI	Input	Setting wit	th PxIE[m]	Status is sus- tained.
tion	TDO, SWDO, SWV, TRACECLK, TRACEDATA0/1/2/3	Output	Setting with Px enabled wher	CR[m] and it is n data is valid	Status is sus- tained.
External in- terrupt	INT0 to C, E to F	Input	Setting wit	th PxIE[m]	Status is sus- tained.
SSP	SPxCLK, SPxFSS, SPxDO	Output	Setting with PxCR[m] and it is enabled when data is valid	Disabled	Status is sus- tained.
MPT (PMDmode)	UOx, VOx, WOx, XOx, YOx, ZOx Output		Setting with PxCR[m] and it is enabled when data is valid	Setting with PxCR[m] and it is enabled when data is valid.	Status is sus- tained.
MPT (IGBTmode)	MTOUTxx	Output	Setting with PxCR[m] and it is enabled when data is valid.	Setting with PxCR[m] and it is enabled when data is valid.	Status is sus- tained.
Other than the above	Other than the above function	Input	Setting with PxIE[m]	Disabled	Status is sus- tained.
function	Other than the above function	Output	Setting with PxCR[m	Disabled	Status is sus- tained.

Note: In the above table, "x" indicates a specified port number; "m" indicates a specified bit; and "n" indicates function register numbers.



9.1.4 Precaution on exiting STOP1 / STOP2 mode using interrupts

When interrupt input is used to exit STOP1/STOP2, set functions using the function register and set inputs using the control register. In this case, interrupts can be input even CGSTBYCR<DRVE> in the clock mode control part is set to the setting where pins are not driven during STOP mode.

When ports are used as input ports, set the input control register.

9.1.5 Setting an external interrupt pin

Interrupts are enabled to input in the following two conditions while the control register is enabled; where CGSTBYCR<DRVE> bit is set to "1" in the STOP1/STOP2 mode, or where input is enabled by PxIE in the NORMAL/IDLE mode. Both conditions are regardless of function register settings. Do not enable unused interrupts when interrupts are set.

Page 191 2022/09/30

9.2 Function Details in Each Ports TMPM369FDFG/XBG

9.2 Function Details in Each Ports

This chapter describes details of registers in each port.

9.2.1 Port A (PA0 to PA7)

9.2.1.1 List of Port A register

Base Address = 0x400C_0000

register name		Address (Base+)
Port A data register	PADATA	0x0000
Port A output control register	PACR	0x0004
Port A function register 1	PAFR1	0x0008
Port A function register 2	PAFR2	0x000C
Port A function register 3	PAFR3	0x0010
Port A function register 4	PAFR4	0x0014
Port A function register 5	PAFR5	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port A open-drain control register	PAOD	0x0028
Port A pull-up control register	PAPUP	0x002C
Port A pull-down control register	PAPDN	0x0030
Reserved	-	0x0034
Port A input control register	PAIE	0x0038

Note 1: Do not access the addresses described as "Reserved".

Note 2: If PA1 and PA0 are set to TMS/SWDIO and TDO/SWV respectively, outputs are kept as valid regardless of CGSTBYCR<DRVE>/<PTKEEP> setting during STOP1/STOP2 mode.



9.2.1.2 PADATA (Port A data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PA7-PA0	R/W	Port A data register

9.2.1.3 PACR (Port A output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7C	PA6C	PA5C	PA4C	PA3C	PA2C	PA1C	PA0C
After reset	0	0	0	0	0	0	1	1

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PA7C-PA0C	R/W	Output
			0: Disable
			1: Enable

Page 193 2022/09/30

9.2.1.4 PAFR1 (Port A function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7F1	PA6F1	PA5F1	PA4F1	PA3F1	PA2F1	PA1F1	PA0F1
After reset	0	0	0	1	1	1	1	1

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PA7F1	R/W	0: PORT
			1: TRACEDATA1
6	PA6F1	R/W	0: PORT
			1: TRACEDATA0
5	PA5F1	R/W	0: PORT
			1: TRACECLK
4	PA4F1	R/W	0: PORT
			1: TRST
3	PA3F1	R/W	0: PORT
			1: TDI
2	PA2F1	R/W	0: PORT
			1: TCK/SWCLK
1	PA1F1	R/W	0: PORT
			1: TMS/SWDIO
0	PA0F1	R/W	0: PORT
			1: TDO/SWV



9.2.1.5 PAFR2 (Port A function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7F2	PA6F2	PA5F2	PA4F2	PA3F2	PA2F2	PA1F2	PA0F2
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7	PA7F2	R/W	0: PORT
			1: CTS5
6	PA6F2	R/W	0: PORT
			1: TXD5
5	PA5F2	R/W	0: PORT
			1: RXD5
4	PA4F2	R/W	0: PORT
			1: RTS5
3	PA3F2	R/W	0: PORT
			1: DCD5
2	PA2F2	R/W	0: PORT
			1: RIN5
1	PA1F2	R/W	0: PORT
			1: DSR5
0	PA0F2	R/W	0: PORT
			1: DTR5

Page 195 2022/09/30

9.2.1.6 PAFR3 (Port A function register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7F3	PA6F3	PA5F3	-	PA3F3	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PA7F3	R/W	0: PORT 1: SCLK3
6	PA6F3	R/W	0: PORT 1: IROUT5
5	PA5F3	R/W	0: PORT 1: IRIN5
4	-	R	Read as "0".
3	PA3F3	R/W	0: PORT 1: INT3
2-0	-	R	Read as "0".



9.2.1.7 PAFR4 (Port A function register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7F4	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PA7F4	R/W	0: PORT 1: CTS3
6-0	_	R	Read as "0".

9.2.1.8 PAFR5 (Port A function register 5)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7F5	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PA7F5	R/W	0: PORT
			1: TB7OUT
6-0	-	R	Read as "0".

Page 197 2022/09/30

9.2.1.9 PAOD (Port A open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7OD	PA6OD	PA5OD	PA4OD	PA3OD	PA2OD	PA10D	PA0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PA7OD- PA0OD	R/W	0: Push-pull output 1: Open-drain output

9.2.1.10 PAPUP (Port A pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7UP	PA6UP	PA5UP	PA4UP	PA3UP	PA2UP	PA1UP	PA0UP
After reset	0	0	0	1	1	0	1	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PA7UP-PA0UP	R/W	Pull-up 0: Disable 1: Enable



9.2.1.11 PAPDN (Port A pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7DN	PA6DN	PA5DN	PA4DN	PA3DN	PA2DN	PA1DN	PA0DN
After reset	0	0	0	0	0	1	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PI7DN-PA0DN	R/W	Pull-down
			0: Disable
			1: Enable

9.2.1.12 PAIE (Port A input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PA7IE	PA6IE	PA5IE	PA4IE	PA3IE	PA2IE	PA1IE	PA0IE
After reset	0	0	0	1	1	1	1	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PA7IE-PA0IE	R/W	Input
			0: Disable
			1: Enable

Page 199 2022/09/30

9.2 Function Details in Each Ports

9.2.2 Port B (PB0 to PB6)

9.2.2.1 List of Port B register

Base Address = 0x400C_0100

register name		Address (Base+)
Port B data register	PBDATA	0x0000
Port B output control register	PBCR	0x0004
Port B function register 1	PBFR1	0x0008
Port B function register 2	PBFR2	0x000C
Port B function register 3	PBFR3	0x0010
Port B function register 4	PBFR4	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port B open-drain control register	PBOD	0x0028
Port B pull-up control register	PBPUP	0x002C
Port B pull-down control register	PBPDN	0x0030
Reserved	-	0x0034
Port B input controlregister	PBIE	0x0038

Note:Do not access the addresses described as "Reserved".



9.2.2.2 PBDATA (Port B data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PB6	PB5	PB4	PB3	PB2	PB1	PB0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as "0".
6-0	PB6-PB0	R/W	Port B data register

9.2.2.3 PBCR (Port B output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PB6C	PB5C	PB4C	PB3C	PB2C	PB1C	PB0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	_	R	Read as "0".
6-0	PB6C-PB0C	R/W	Output
			0: Disable
			1: Enable

Page 201 2022/09/30

9.2.2.4 PBFR1 (Port B function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PB6F1	PB5F1	PB4F1	PB3F1	PB2F1	PB1F1	PB0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as "0".
6	PB6F1	R/W	0: PORT
			1: BELL
5	PB5F1	R/W	0: PORT
			1: ALE
4	PB4F1	R/W	0: PORT
			1: CS0
3	PB3F1	R/W	0: PORT
			1: RD
2	PB2F1	R/W	0: PORT
			1: WR
1	PB1F1	R/W	0: PORT
			1: TRACEDATA3
0	PB0F1	R/W	0: PORT
			1: TRACEDATA2



9.2.2.5 PBFR2 (Port B function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PB6F2	PB5F2	PB4F2	PB3F2	PB2F2	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as "0".
6	PB6F2	R/W	0: PORT 1: SCOUT
5	PB5F2	R/W	0: PORT 1: SP2FSS
4	PB4F2	R/W	0: PORT 1: SP2DI
3	PB3F2	R/W	0: PORT 1: SP2DO
2	PB2F2	R/W	0: PORT 1: SP2CLK
1-0	-	R	Read as "0".

Page 203 2022/09/30

9.2.2.6 PBFR3 (Port B function register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	PB5F3	PB4F3	PB3F3	PB2F3	PB1F3	PB0F3
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
5	PB5F3	R/W	0: PORT
			1: MT3IN
4	PB4F3	R/W	0: PORT
			1: GEMG3
3	PB3F3	R/W	0: PORT
			1: MTOUT13
2	PB2F3	R/W	0: PORT
			1: MTOUT03
1	PB1F3	R/W	0: PORT
			1: RXD3
0	PB0F3	R/W	0: PORT
			1: TXD3



9.2.2.7 PBFR4 (Port B function register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PB6F4	PB5F4	PB4F4	PB3F4	PB2F4	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as "0".
6	PB6F4	R/W	0: PORT 1: TB3OUT
5	PB5F4	R/W	0: PORT 1: INT1
4	PB4F4	R/W	0: PORT 1: INT7
3	PB3F4	R/W	0: PORT 1: MTTB3IN
2	PB2F4	R/W	0: PORT 1: MTTB3OUT
1-0	_	R	Read as "0".

Page 205 2022/09/30

9.2.2.8 PBOD (Port B open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PB6OD	PB5OD	PB4OD	PB3OD	PB2OD	PB1OD	PB0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as "0".
6-0	PB6OD- PB0OD	R/W	0: Push-pull output 1: Open-drain output

9.2.2.9 PBPUP (Port B pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PB6UP	PB5UP	PB4UP	PB3UP	PB2UP	PB1UP	PB0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	_	R	Read as "0".
6-0	PB6UP-PB0UP	R/W	Pull-up
			0: Disable
			1: Enable



9.2.2.10 PBPDN (Port B pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PB6DN	PB5DN	PB4DN	PB3DN	PB2DN	PB1DN	PB0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as "0".
6-0	PB6DN-PB0DN	R/W	Pull-down
			0: Disable
			1: Enable

9.2.2.11 PBIE (Port B input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	•	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	PB5IE	PB4IE	PB3IE	PB2IE	PB1IE	PB0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
5-0	PB5IE-PB0IE	R/W	Input
			0: Disable
			1: Enable

Page 207 2022/09/30

9.2.3 Port C (PC0 to PC7)

9.2.3.1 List of Port C register

Base Address = 0x400C_0200

register name		Address (Base+)
Port C data register	PCDATA	0x0000
Port C output control register	PCCR	0x0004
Port C function register 1	PCFR1	0x0008
Port C function register 2	PCFR2	0x000C
Reserved	-	0x0010
Reserved	-	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port C open-drain control register	PCOD	0x0028
Port C pull-up control register	PCPUP	0x002C
Port C pull-down control register	PCPDN	0x0030
Reserved	-	0x0034
Port C input controlregister	PCIE	0x0038

Note:Do not access the addresses described as "Reserved".



9.2.3.2 PCDATA (Port C data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PC7-PC0	R/W	Port C data register

9.2.3.3 PCCR (Port C output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PC7C	PC6C	PC5C	PC4C	PC3C	PC2C	PC1C	PC0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PC7C-PC0C	R/W	Output
			0: Disable
			1: Enable

Page 209 2022/09/30

9.2.3.4 PCFR1 (Port C function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PC7F1	PC6F1	PC5F1	PC4F1	PC3F1	PC2F1	PC1F1	PC0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PC7F1	R/W	0: PORT
			1: A7
6	PC6F1	R/W	0: PORT
			1: A6
5	PC5F1	R/W	0: PORT
			1: A5
4	PC4F1	R/W	0: PORT
			1: A4
3	PC3F1	R/W	0: PORT
			1: A3
2	PC2F1	R/W	0: PORT
			1: A2
1	PC1F1	R/W	0: PORT
			1: A1
0	PC0F1	R/W	0: PORT
			1: A0



9.2.3.5 PCFR2 (Port C function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	PC1F2	PC0F2
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-2	-	R	Read as "0".
1	PC1F2	R/W	0: PORT 1: INTF
0	PC0F2	R/W	0: PORT
Ľ	1 00.2	1000	1: INTE

Page 211 2022/09/30

9.2 Function Details in Each Ports

9.2.3.6 PCOD (Port C open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PC7OD	PC6OD	PC5OD	PC4OD	PC3OD	PC2OD	PC10D	PC0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PC7OD- PC0OD	R/W	0: Push-pull output 1: Open-drain output

9.2.3.7 PCPUP (Port C pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PC7UP	PC6UP	PC5UP	PC4UP	PC3UP	PC2UP	PC1UP	PC0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PC7UP-PC0UP	R/W	Pull-up
			0: Disable
			1: Enable



9.2.3.8 PCPDN (Port C pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PC7DN	PC6DN	PC5DN	PC4DN	PC3DN	PC2DN	PC1DN	PC0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PC7DN- PC0DN	R/W	Pull-down 0: Disable 1: Enable

9.2.3.9 PCIE (Port C input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	•	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PC7IE	PC6IE	PC5IE	PC4IE	PC3IE	PC2IE	PC1IE	PC0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PC7IE-PC0IE	R/W	Input
			0: Disable
			1: Enable

Page 213 2022/09/30

9.2.4 Port D (PD0 to PD7)

9.2.4.1 List of Port D register

Base Address = 0x400C_0300

register name		Address (Base+)
Port D data register	PDDATA	0x0000
Port D output control register	PDCR	0x0004
Port D function register 1	PDFR1	0x0008
Reserved	-	0x000C
Reserved	-	0x0010
Reserved	-	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port D open-drain control register	PDOD	0x0028
Port D pull-up control register	PDPUP	0x002C
Port D pull-down control register	PDPDN	0x0030
Reserved	-	0x0034
Port D input controlregister	PDIE	0x0038

Note:Do not access the addresses described as "Reserved".



9.2.4.2 PDDATA (Port D data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function				
31-8	-	R	Read as "0".				
7-0	PD7-PD0	R/W	Port D data register				

9.2.4.3 PDCR (Port D output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PD7C	PD6C	PD5C	PD4C	PD3C	PD2C	PD1C	PD0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PD7C-PD0C	R/W	Output
			0: Disable
			1: Enable

Page 215 2022/09/30

9.2.4.4 PDFR1 (Port D function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PD7F1	PD6F1	PD5F1	PD4F1	PD3F1	PD2F1	PD1F1	PD0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PD7F1	R/W	0: PORT
			1: A15
6	PD6F1	R/W	0: PORT
			1: A14
5	PD5F1	R/W	0: PORT
			1: A13
4	PD4F1	R/W	0: PORT
			1: A12
3	PD3F1	R/W	0: PORT
			1: A11
2	PD2F1	R/W	0: PORT
			1: A10
1	PD1F1	R/W	0: PORT
			1: A9
0	PD0F1	R/W	0: PORT
			1: A8



9.2.4.5 PDOD (Port D open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PD7OD	PD6OD	PD5OD	PD4OD	PD3OD	PD2OD	PD10D	PD00D
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PD7OD- PD0OD	R/W	0: Push-pull output 1: Open-drain output

9.2.4.6 PDPUP (Port D pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PD7UP	PD6UP	PD5UP	PD4UP	PD3UP	PD2UP	PD1UP	PD0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PD7UP-PD0UP	R/W	Pull-up 0: Disable 1: Enable

Page 217 2022/09/30

9.2.4.7 PDPDN (Port D pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PD7DN	PD6DN	PD5DN	PD4DN	PD3DN	PD2DN	PD1DN	PD0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PD7DN- PD0DN	R/W	Pull-down 0: Disable 1: Enable

9.2.4.8 PDIE (Port D input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PD7IE	PD6IE	PD5IE	PD4IE	PD3IE	PD2IE	PD1IE	PD0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PD7IE-PD0IE	R/W	Input
			0: Disable
			1: Enable



9.2.5 Port E (PE0 to PE7)

9.2.5.1 List of Port E register

Base Address = 0x400C_0400

register name		Address (Base+)
Port E data register	PEDATA	0x0000
Port E output control register	PECR	0x0004
Port E function register 1	PEFR1	0x0008
Port E function register 2	PEFR2	0x000C
Port E function register 3	PEFR3	0x0010
Port E function register 4	PEFR4	0x0014
Port E function register 5	PEFR5	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port E open-drain control register	PEOD	0x0028
Port E pull-up control register	PEPUP	0x002C
Port E pull-down control register	PEPDN	0x0030
Reserved	-	0x0034
Port E input controlregister	PEIE	0x0038

Note:Do not access the addresses described as "Reserved".

9.2.5.2 PEDATA (Port E data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PE7-PE0	R/W	Port E data register

9.2.5.3 PECR (Port E output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7C	PE6C	PE5C	PE4C	PE3C	PE2C	PE1C	PE0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PE7C-PE0C	R/W	Output
			0: Disable
			1: Enable



9.2.5.4 PEFR1 (Port E function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PE6F1	PE5F1	PE4F1	PE3F1	PE2F1	PE1F1	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	_	R	Read as "0".
6	PE6F1	R/W	0: PORT
			1: RXD1
5	PE5F1	R/W	0: PORT
			1: TXD1
4	PE4F1	R/W	0: PORT
			1: SCLK1
3	PE3F1	R/W	0: PORT
			1: SCLK0
2	PE2F1	R/W	0: PORT
			1: TXD0
1	PE1F1	R/W	0: PORT
			1: RXD0
0	_	R	Read as "0".

Page 221 2022/09/30

9.2.5.5 PEFR2 (Port E function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7F2	PE6F2	PE5F2	PE4F2	PE3F2	PE2F2	PE1F2	PE0F2
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PE7F2	R/W	0: PORT
			1: A7
6	PE6F2	R/W	0: PORT
			1: A6
5	PE5F2	R/W	0: PORT
			1: A5
4	PE4F2	R/W	0: PORT
			1: A4
3	PE3F2	R/W	0: PORT
			1: A3
2	PE2F2	R/W	0: PORT
			1: A2
1	PE1F2	R/W	0: PORT
			1: A1
0	PE0F2	R/W	0: PORT
			1: A0



9.2.5.6 PEFR3 (Port E function register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7F3	PE6F3	PE5F3	PE4F3	PE3F3	PE2F3	PE1F3	PE0F3
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PE7F3	R/W	0: PORT
			1: A23
6	PE6F3	R/W	0: PORT
			1: A22
5	PE5F3	R/W	0: PORT
			1: A21
4	PE4F3	R/W	0: PORT
			1: A20
3	PE3F3	R/W	0: PORT
			1: A19
2	PE2F3	R/W	0: PORT
			1: A18
1	PE1F3	R/W	0: PORT
			1: A17
0	PE0F3	R/W	0: PORT
			1: A16

Page 223 2022/09/30

9.2.5.7 PEFR4 (Port E function register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7F4	-	-	PE4F4	PE3F4	-	PE1F4	PE0F4
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PE7F4	R/W	0: PORT
			1: INT6
6-5	-	R	Read as "0".
4	PE4F4	R/W	0: PORT
			1: CTS1
3	PE3F4	R/W	0: PORT
			1: CTS0
2	-	R	Read as "0".
1	PE1F4	R/W	0: PORT
			1: INT5
0	PE0F4	R/W	0: PORT
			1: INT4



9.2.5.8 PEFR5 (Port E function register 5)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7F5	-	-	PE4F5	PE3F5	PE2F5	PE1F5	PE0F5
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PE7F5	R/W	0: PORT
			1: TB2IN
6-5	-	R	Read as "0".
4	PE4F5	R/W	0: PORT
			1: TB2OUT
3	PE3F5	R/W	0: PORT
			1: TB0OUT
2	PE2F5	R/W	0: PORT
			1: TB1OUT
1	PE1F5	R/W	0: PORT
			1: TB1IN
0	PE0F5	R/W	0: PORT
			1: TB0IN

Page 225 2022/09/30

9.2 Function Details in Each Ports

9.2.5.9 PEOD (Port E open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7OD	PE6OD	PE5OD	PE4OD	PE3OD	PE2OD	PE10D	PE0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PE7OD- PE0OD	R/W	0: Push-pull output 1: Open-drain output

9.2.5.10 PEPUP (Port E pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7UP	PE6UP	PE5UP	PE4UP	PE3UP	PE2UP	PE1UP	PE0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PE7UP-PE0UP	R/W	Pull-up
			0: Disable
			1: Enable



9.2.5.11 PEPDN (Port E pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7DN	PE6DN	PE5DN	PE4DN	PE3DN	PE2DN	PE1DN	PE0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PE7DN-PE0DN	R/W	Pull-down
			0: Disable
			1: Enable

9.2.5.12 PEIE (Port E input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	•	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PE7IE	PE6IE	PE5IE	PE4IE	PE3IE	PE2IE	PE1IE	PE0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PE7IE-PE0IE	R/W	Input
			0: Disable
			1: Enable

Page 227 2022/09/30

9.2.6 Port F (PF0 to PF7)

9.2.6.1 List of Port F register

Base Address = 0x400C_0500

register name		Address (Base+)
Port F data register	PFDATA	0x0000
Port F output control register	PFCR	0x0004
Port F function register 1	PFFR1	0x0008
Port F function register 2	PFFR2	0x000C
Port F function register 3	PFFR3	0x0010
Port F function register 4	PFFR4	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port F open-drain control register	PFOD	0x0028
Port F pull-up control register	PFPUP	0x002C
Port F pull-down control register	PFPDN	0x0030
Reserved	-	0x0034
Port F input controlregister	PFIE	0x0038

Note:Do not access the addresses described as "Reserved".



9.2.6.2 PFDATA (Port F data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function				
31-8	-	R	Read as "0".				
7-0	PF7-PF0	R/W	Port F data register				

9.2.6.3 PFCR (Port F output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7C	PF6C	PF5C	PF4C	PF3C	PF2C	PF1C	PF0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PF7C-PF0C	R/W	Output
			0: Disable
			1: Enable

Page 229 2022/09/30

9.2.6.4 PFFR1 (Port F function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7F1	PF6F1	PF5F1	PF4F1	PF3F1	PF2F1	PF1F1	PF0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PF7F1	R/W	0: PORT
			1: D7 /AD7
6	PF6F1	R/W	0: PORT
			1: D6/AD6
5	PF5F1	R/W	0: PORT
			1: D5/AD5
4	PF4F1	R/W	0: PORT
			1: D4/AD4
3	PF3F1	R/W	0: PORT
			1: D3/AD3
2	PF2F1	R/W	0: PORT
			1: D2/AD2
1	PF1F1	R/W	0: PORT
			1: D1/AD1
0	PF0F1	R/W	0: PORT
			1: D0/AD0



9.2.6.5 PFFR2 (Port F function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7F2	PF6F2	PF5F2	PF4F2	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7	PF7F2	R/W	0: PORT 1: ENCA0
6	PF6F2	R/W	0: PORT 1: ENCB0
5	PF5F2	R/W	0: PORT 1: ENCZ0
4	PF4F2	R/W	0: PORT 1: INT0
3-0	_	R	Read as "0".

Page 231 2022/09/30

9.2.6.6 PFFR3 (Port F function register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7F3	PF6F3	PF5F3	PF4F3	PF3F3	PF2F3	PF1F3	PF0F3
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PF7F3	R/W	0: PORT
			1: DTR4
6	PF6F3	R/W	0: PORT
			1: DSR4
5	PF5F3	R/W	0: PORT
			1: RIN4
4	PF4F3	R/W	0: PORT
			1: DCD4
3	PF3F3	R/W	0: PORT
			1: RTS4
2	PF2F3	R/W	0: PORT
			1: RXD4
1	PF1F3	R/W	0: PORT
			1: TXD4
0	PF0F3	R/W	0: PORT
			1: CTS4



9.2.6.7 PFFR4 (Port F function register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7F4	PF6F4	PF5F4	-	-	PF1F4	PF0F4	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PF7F4	R/W	0: PORT
			1: SO1/SDA1
6	PF6F4	R/W	0: PORT
			1: SI1/SCL1
5	PF5F4	R/W	0: PORT
			1: SCK1
4-3	-	R	Read as "0".
2	PF2F4	R/W	0: PORT
			1: IRIN4
1	PF1F4	R/W	0: PORT
			1: IROUT4
0	_	R	Read as "0".

Page 233 2022/09/30

9.2.6.8 PFOD (Port F open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7OD	PF6OD	PF5OD	PF4OD	PF3OD	PF2OD	PF10D	PF0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PF70D-PF00D	R/W	0: Push-pull output 1: Open-drain output

9.2.6.9 PFPUP (Port F pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7UP	PF6UP	PF5UP	PF4UP	PF3UP	PF2UP	PF1UP	PF0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PF7UP-PF0UP	R/W	Pull-up
			0: Disable
			1: Enable



9.2.6.10 PFPDN (Port F pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7DN	PF6DN	PF5DN	PF4DN	PF3DN	PF2DN	PF1DN	PF0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PF7DN-PF0DN	R/W	Pull-down
			0: Disable
			1: Enable

9.2.6.11 PFIE (Port F input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PF7IE	PF6IE	PF5IE	PF4IE	PF3IE	PF2IE	PF1IE	PF0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PF7IE-PF0IE	R/W	Input
			0: Disable
			1: Enable

Page 235 2022/09/30

9.2.7 Port G (PG0 to PG7)

9.2.7.1 List of Port G register

Base Address = 0x400C_0600

register name		Address (Base+)
Port G data register	PGDATA	0x0000
Port G output control register	PGCR	0x0004
Port G function register 1	PGFR1	0x0008
Port G function register 2	PGFR2	0x000C
Port G function register 3	PGFR3	0x0010
Port G function register 4	PGFR4	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port G open-drain control register	PGOD	0x0028
Port G pull-up control register	PGPUP	0x002C
Port G pull-down control register	PGPDN	0x0030
Reserved	-	0x0034
Port G input controlregister	PGIE	0x0038

Note:Do not access the addresses described as "Reserved".



9.2.7.2 PGDATA (Port G data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PG7-PG0	R/W	Port G data register

9.2.7.3 PGCR (Port G output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG7C	PG6C	PG5C	PG4C	PG3C	PG2C	PG1C	PG0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PG7C-PG0C	R/W	Output
			0: Disable
			1: Enable

Page 237 2022/09/30

9.2.7.4 PGFR1 (Port G function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG7F1	PG6F1	PG5F1	PG4F1	PG3F1	PG2F1	PG1F1	PG0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7	PG7F1	R/W	0: PORT
			1: D15/AD15
6	PG6F1	R/W	0: PORT
			1: D14/AD14
5	PG5F1	R/W	0: PORT
			1: D13/AD13
4	PG4F1	R/W	0: PORT
			1: D12/AD12
3	PG3F1	R/W	0: PORT
			1: D11/AD11
2	PG2F1	R/W	0: PORT
			1: D10/AD10
1	PG1F1	R/W	0: PORT
			1: D9/AD9
0	PG0F1	R/W	0: PORT
			1: D8/AD8



9.2.7.5 PGFR2 (Port G function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG7F2	PG6F2	PG5F2	PG4F2	PG3F2	PG2F2	PG1F2	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PG7F2	R/W	0: PORT
			1: UO0
6	PG6F2	R/W	0: PORT
			1: XO0
5	PG5F2	R/W	0: PORT
			1: VO0
4	PG4F2	R/W	0: PORT
			1: YO0
3	PG3F2	R/W	0: PORT
			1: WO0
2	PG2F2	R/W	0: PORT
			1: ZO0
1	PG1F2	R/W	0: PORT
			1: EMGO
0	_	R	Read as "0".

Page 239 2022/09/30

9.2.7.6 PGFR3 (Port G function register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG7F3	PG6F3	PG5F3	PG4F3	PG3F3	PG2F3	PG1F3	PG0F3
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PG7F3	R/W	0: PORT
			1: SP1FSS
6	PG6F3	R/W	0: PORT
			1: SP1DI
5	PG5F3	R/W	0: PORT
			1: SP1DO
4	PG4F3	R/W	0: PORT
			1: SP1CLK
3	PG3F3	R/W	0: PORT
			1: MTOUT00
2	PG2F3	R/W	0: PORT
			1: MTOUT10
1	PG1F3	R/W	0: PORT
			1: GEMG0
0	PG0F3	R/W	0: PORT
			1: MTOIN



9.2.7.7 PGFR4 (Port G function register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PG3F4	PG2F4	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3	PG3F4	R/W	0: PORT
			1: MTTB0OUT
2	PG2F4	R/W	0: PORT
			1: MTTB0IN
1-0	-	R	Read as "0".

Page 241 2022/09/30

9.2.7.8 PGOD (Port G open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG70D	PG6OD	PG5OD	PG40D	PG3OD	PG2OD	PG10D	PG0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PG7OD- PG0OD	R/W	0: Push-pull output 1: Open-drain output

9.2.7.9 PGPUP (Port G pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG7UP	PG6UP	PG5UP	PG4UP	PG3UP	PG2UP	PG1UP	PG0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PG7UP- PG0UP	R/W	Pull-up 0: Disable 1: Enable



9.2.7.10 PGPDN (Port G pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG7DN	PG6DN	PG5DN	PG4DN	PG3DN	PG2DN	PG1DN	PG0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PG7DN- PG0DN	R/W	Pull-down 0: Disable 1: Enable

9.2.7.11 PGIE (Port G input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PG7IE	PG6IE	PG5IE	PG4IE	PG3IE	PG2IE	PG1IE	PG0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PG7IE-PG0IE	R/W	Input 0: Disable 1: Enable

Page 243 2022/09/30

9.2.8 Port H (PH0 to PH7)

9.2.8.1 List of Port H register

Base Address = 0x400C_0700

register name		Address (Base+)
Port H data resister	PHDATA	0x0000
Port H output control resister	PHCR	0x0004
Port H function resister 1	PHFR1	0x0008
Port H function resister 2	PHFR2	0x000C
Port H function resister 3	PHFR3	0x0010
Port H function resister 4	PHFR4	0x0014
Port H function resister 5	PHFR5	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port H open-drain control resister	PHOD	0x0028
Port H pull-up control resister	PHPUP	0x002C
Port H pull-down control resister	PHPDN	0x0030
Reserved	-	0x0034
Port H input controlresister	PHIE	0x0038

Note: Do not access the addresses described as "Reserved".



9.2.8.2 PHDATA (Port H data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PH7-PH0	R/W	Port H data register

9.2.8.3 PHCR (Port H output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PH7C	PH6C	PH5C	PH4C	PH3C	PH2C	PH1C	PH0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PH7C-PH0C	R/W	Output 0: Disable
			1: Enable

Page 245 2022/09/30

9.2.8.4 PHFR1 (Port H function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PH7F1	PH6F1	PH5F1	-	PH3F1	PH2F1	PH1F1	PH0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7	PH7F1	R/W	0: PORTEM
			1: EM_LINK
6	PH6F1	R/W	0: PORT
			1: EM_MAGICP
5	PH5F1	R/W	0: PORT
			1: EM_ETOMOD
4	-	R	Read as "0".
3	PH3F1	R/W	0: PORT
			1: CS3
2	PH2F1	R/W	0: PORT
			1: CS2
1	PH1F1	R/W	0: PORT
			1: CS1
0	PH0F1	R/W	0: PORT
			1: BELH



9.2.8.5 PHFR2 (Port H function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PH7F2	-	PH5F2	-	PH3F2	PH2F2	PH1F2	PH0F2
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PH7F2	R/W	0: PORT
			1: TB3IN
6	-	R	Read as "0".
5	PH5F2	R/W	0: PORT
			1: TB4IN
4	-	R	Read as "0".
3	PH3F2	R/W	0: PORT
			1: CA_RX
2	PH2F2	R/W	0: PORT
			1: CA_TX
1	PH1F2	R/W	0: PORT
			1: TB4OUT
0	PH0F2	R/W	0: PORT
			1: TB5OUT

Page 247 2022/09/30

9.2.8.6 PHFR3 (Port H function register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PH3F3	PH2F3	PH1F3	PH0F3
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as "0".
3	PH3F3	R/W	0: PORT 1: MTOUT02
2	PH2F3	R/W	0: PORT 1: MTOUT12
1	PH1F3	R/W	0: PORT 1: GEMG2
0	PH0F3	R/W	0: PORT 1: MT2IN



9.2.8.7 PHFR4 (Port H function register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PH3F4	PH2F4	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
3	PH3F4	R/W	0: PORT
			1: MTTB2OUT
2	PH2F4	R/W	0: PORT
			1: MTTB2IN
1-0	-	R	Read as "0".

Page 249 2022/09/30

9.2.8.8 PHFR5 (Port H function register 5)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PH4F5	PH3F5	PH2F5	PH1F5	PH0F5
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as "0".
4	PH4F5	R/W	0: PORT 1: EM_TPAUSE
3	PH3F5	R/W	0: PORT 1: EM_RPAUSE
2	PH2F5	R/W	0: PORT 1: SCK2
1	PH1F5	R/W	0: PORT 1: SI2/SCL2
0	PH0F5	R/W	0: PORT 1: SO2/SDA2



9.2.8.9 PHOD (Port H open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PH7OD	PH6OD	PH5OD	PH4OD	PH3OD	PH2OD	PH1OD	PH0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PH7OD- PH0OD	R/W	0: Push-pull output 1: Open-drain output

9.2.8.10 PHPUP (Port H pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PH7UP	PH6UP	PH5UP	PH4UP	PH3UP	PH2UP	PH1UP	PH0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PH7UP-PH0UP	R/W	Pull-up 0: Disable 1: Enable

Page 251 2022/09/30

9.2.8.11 PHPDN (Port H pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PH7DN	PH6DN	PH5DN	PH4DN	PH3DN	PH2DN	PH1DN	PH0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PH7DN- PH0DN	R/W	Pull-down 0: Disable 1: Enable

Page 252 2022/09/30



9.2.8.12 PHIE (Port H input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	1	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PH7IE	PH6IE	PH5IE	PH4IE	PH3IE	PH2IE	PH1IE	PH0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PH7IE-PH0IE	R/W	Input
			0: Disable
			1: Enable

Page 253 2022/09/30

9.2.9 Port I (PI0 to PI7)

9.2.9.1 List of Port I register

Base Address = 0x400C_0800

register name		Address (Base+)
Port I data resister	PIDATA	0x0000
Port I output control resister	PICR	0x0004
Port I function resister 1	PIFR1	0x0008
Port I function resister 2	PIFR2	0x000C
Reserved	-	0x0010
Reserved	-	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port B open-drain control resister	PIOD	0x0028
Port B pull-up control resister	PIPUP	0x002C
Port B pull-down control resister	PIPDN	0x0030
Reserved	-	0x0034
Port B input controlresister	PIIE	0x0038

Note:Do not access the addresses described as "Reserved".



9.2.9.2 PIDATA (Port I data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PI7-PI0	R/W	Port I data register

9.2.9.3 PICR (Port I output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PI7C	PI6C	PI5C	PI4C	PI3C	PI2C	PI1C	PI0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	1	R	Read as "0".
7-0	PI7C-PI0C	R/W	Output 0: Disable 1: Enable

Page 255 2022/09/30

9.2 Function Details in Each Ports

9.2.9.4 PIFR1 (Port I function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PI3F1	PI2F1	PI1F1	PI0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3	PI3F1	R/W	0: PORT 1: INTC
2	PI2F1	R/W	0: PORT 1: INTB
1	PI1F1	R/W	0: PORT 1: INTA
0	PI0F1	R/W	0: PORT 1: INT9



9.2.9.5 PIFR2 (Port I function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PI3F2	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3	PI3F2	R/W	0: PORT 1: DMAREQ
2-0	_	R	Read as "0".

Page 257 2022/09/30

9.2.9.6 PIOD (Port I open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PI7OD	PI6OD	PI5OD	PI4OD	PI3OD	PI2OD	PI1OD	PI0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PI7OD-PI0OD	R/W	0: Push-pull output
			1: Open-drain output

9.2.9.7 PIPUP (Port I pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PI7UP	PI6UP	PI5UP	PI4UP	PI3UP	PI2UP	PI1UP	PI0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PI7UP-PI0UP	R/W	Pull-up 0: Disable 1: Enable



9.2.9.8 PIPDN (Port I pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PI7DN	PI6DN	PI5DN	PI4DN	PI3DN	PI2DN	PI1DN	PI0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PI7DN-PI0DN	R/W	Pull-down
			0: Disable
			1: Enable

9.2.9.9 PIIE (Port I input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	•	-	-	•	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PI7IE	PI6IE	PI5IE	PI4IE	PI3IE	PI2IE	PI1IE	PIOIE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PI7IE-PI0IE	R/W	Input 0: Disable 1: Enable

Page 259 2022/09/30

9.2.10 Port J (PJ0 to PJ7)

9.2.10.1 List of Port J register

Base Address = 0x400C_0900

register name		Address (Base+)
Port J data resister	PJDATA	0x0000
Port J output control resister	PJCR	0x0004
Reserved	-	0x0008
Reserved	-	0x000C
Reserved	-	0x0010
Reserved	-	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port J open-drain control resister	PJOD	0x0028
Port J pull-up control resister	PJPUP	0x002C
Port J pull-down control resister	PJPDN	0x0030
Reserved	-	0x0034
Port J input controlresister	PJIE	0x0038

Note:Do not access the addresses described as "Reserved".



9.2.10.2 PJDATA (Port J data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PJ7-PJ0	R/W	Port J data register

9.2.10.3 PJCR (Port J output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PJ7C	PJ6C	PJ5C	PJ4C	PJ3C	PJ2C	PJ1C	PJ0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PJ7C-PJ0C	R/W	Output
			0: Disable
			1: Enable

Page 261 2022/09/30

9.2.10.4 PJOD (Port J open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PJ7OD	PJ6OD	PJ5OD	PJ4OD	PJ3OD	PJ2OD	PJ10D	PJ0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PJ7OD-PJ0OD	R/W	0: Push-pull output
			1: Open-drain output

9.2.10.5 PJPUP (Port J pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PJ7UP	PJ6UP	PJ5UP	PJ4UP	PJ3UP	PJ2UP	PJ1UP	PJ0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PJ7UP-PJ0UP	R/W	Pull-up
			0: Disable
			1: Enable



9.2.10.6 PJPDN (Port J pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PJ7DN	PJ6DN	PJ5DN	PJ4DN	PJ3DN	PJ2DN	PJ1DN	PJ0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PJ7DN-PJ0DN	R/W	Pull-down
			0: Disable
			1: Enable

9.2.10.7 PJIE (Port J input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PJ7IE	PJ6IE	PJ5IE	PJ4IE	PJ3IE	PJ2IE	PJ1IE	PJ0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PJ7IE-PJ0IE	R/W	Input
			0: Disable 1: Enable

Page 263 2022/09/30

9.2.11 Port K (PK0 to PK4)

Only when input is enabled, PK0 tolerates 5V input. Note that this pin cannot be pulled up over the power supply voltage when using as open-drain output.

9.2.11.1 List of Port K regidter

Base Address = 0x400C_0A00

register name		Address (Base+)
Port K data resister	KIDATA	0x0000
Port K output control resister	PKCR	0x0004
Port K function resister 1	PKFR1	0x0008
Port K function resister 2	PKFR2	0x000C
Port K function resister 3	PKFR3	0x0010
Port K function resister 4	PKFR4	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port K open-drain control resister	PKOD	0x0028
Port K pull-up control resister	PKPUP	0x002C
Port K pull-down control resister	PKPDN	0x0030
Reserved	-	0x0034
Port K input controlresister	PKIE	0x0038

Note: Do not access the addresses described as "Reserved".



9.2.11.2 PKDATA (Port K data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4	PK3	PK2	PK1	PK0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function					
31-5	-	R	Read as "0".					
4-0	PK4-PK0	R/W	Port K data register					

9.2.11.3 PKCR (Port K output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4C	PK3C	PK2C	PK1C	PK0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as "0".
4-0	PK4C-PK0C	R/W	Output 0: Disable
			1: Enable

Page 265 2022/09/30

9.2.11.4 PKFR1 (Port K function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4F1	PK3F1	PK2F1	PK1F1	PK0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as "0".
4	PK4F1	R/W	0: PORT 1: RXIN
3	PK3F1	R/W	0: PORT 1: USBHPON
2	PK2F1	R/W	0: PORT 1: USB_ECLK
1	PK1F1	R/W	0: PORT 1: USBOC
0	PK0F1	R/W	0: PORT 1: USBDPON (INTD)

Note:PK0 is used as USBDPON input or output port when USB device controller is used. It is used as INTD input or input / output port when USB device controller is not used.



9.2.11.5 PKFR2 (Port K function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4F2	PK3F2	PK2F2	PK1F2	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as "0".
4	PK4F2	R/W	0: PORT 1: SPOCLK
3	PK3F2	R/W	0: PORT 1: SP0DO
2	PK2F2	R/W	0: PORT 1: SPODI
1	PK1F2	R/W	0: PORT 1: SP0FSS
0	-	R	Read as "0".

Page 267 2022/09/30

9.2.11.6 PKFR3 (Port K function register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4F3	PK3F3	PK2F3	PK1F3	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as "0".
4	PK4F3	R/W	0: PORT 1: SCK0
3	PK3F3	R/W	0: PORT 1: SI0/SCL0
2	PK2F3	R/W	0: PORT 1: SO0/SDA0
1	PK1F3	R/W	0: PORT 1: INT8
0	-	R	Read as "0".



9.2.11.7 PKFR4 (Port K function register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	PK1F4	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-2	-	R	Read as "0".
1	PK1F4	R/W	0: PORT
			1: TB6OUT
0	-	R	Read as "0".

Page 269 2022/09/30

9.2.11.8 PKOD (Port K open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4OD	PK3OD	PK2OD	PK10D	PK0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as "0".
4-0	PK4OD- PK0OD	R/W	0: Push-pull output 1: Open-drain output

Note:Only when input is enabled, PK0 tolerates 5V input. Note that this pin cannot be pulled up over the power supply voltage when using as open-drain output.

9.2.11.9 PKPUP (Port K pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4UP	PK3UP	PK2UP	PK1UP	PK0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as "0".
4-0	PK4UP-PK0UP	R/W	Pull-up
			0: Disable
			1: Enable



9.2.11.10 PKPDN (Port K pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4DN	PK3DN	PK2DN	PK1DN	PK0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	_	R	Read as "0".
4-0	PK4DN-PK0DN	R/W	Pull-down
			0: Disable
			1: Enable

9.2.11.11 PKIE (Port K input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PK4IE	PK3IE	PK2IE	PK1IE	PK0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as "0".
4-0	PK4IE-PK0IE	R/W	Input 0: Disable 1: Enable

Note:PK0 is used as USBDPON input or output port when USB device controller is used. It is used as INTD input or input / output port when USB device controller is not used.

Page 271 2022/09/30

9.2.12 Port L (PL0 to PL7)

9.2.12.1 List of Port L register

Base Address = 0x400C_0B00

register name		Address (Base+)
Port L data resister	LIDATA	0x0000
Port L output control resister	PLCR	0x0004
Port L function resister 1	PLFR1	0x0008
Port L function resister 2	PLFR2	0x000C
Port L function resister 3	PLFR3	0x0010
Port L function resister 4	PLFR4	0x0014
Port L function resister 5	PLFR5	0x0018
Port L function resister 6	PLFR6	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port L open-drain control resister	PLOD	0x0028
Port L pull-up control resister	PLPUP	0x002C
Port L pull-down control resister	PLPDN	0x0030
Reserved	-	0x0034
Port L input controlresister	PLIE	0x0038

Note: Do not access the addresses described as "Reserved".



9.2.12.2 PLDATA (Port L data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PL7-PL0	R/W	Port L data register

9.2.12.3 PLCR (Port L output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PL7C	PL6C	PL5C	PL4C	PL3C	PL2C	PL1C	PL0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PL7C-PL0C	R/W	Output
			0: Disable 1: Enable

Page 273 2022/09/30

9.2.12.4 PLFR1 (Port L function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PL7F1	PL6F1	PL5F1	PL4F1	PL3F1	PL2F1	PL1F1	PL0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PL7F1	R/W	0: PORT
			1: EM_RXD3
6	PL6F1	R/W	0: PORT
			1: EM_RXD2
5	PL5F1	R/W	0: PORT
			1: EM_RXD1
4	PL4F1	R/W	0: PORT
			1: EM_RXD0
3	PL3F1	R/W	0: PORT
			1: EM_RXER
2	PL2F1	R/W	0: PORT
			1: EM_RXDV
1	PL1F1	R/W	0: PORT
			1: EM_CRS
0	PL0F1	R/W	0: PORT
			1: EM_RXCLK

Page 274 2022/09/30



9.2.12.5 PLFR2 (Port L function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PL7F2	PL6F2	PL5F2	PL4F2	PL3F2	PL2F2	PL1F2	PL0F2
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	PL7F2	R/W	0: PORT
			1: UO1
6	PL6F2	R/W	0: PORT
			1: XO1
5	PL5F2	R/W	0: PORT
			1: VO1
4	PL4F2	R/W	0: PORT
			1: YO1
3	PL3F2	R/W	0: PORT
			1: WO1
2	PL2F2	R/W	0: PORT
			1: ZO1
1	PL1F2	R/W	0: PORT
			1: EMG1
0	PL0F2	R/W	0: PORT
			1: INT2

Page 275 2022/09/30

9.2.12.6 PLFR3 (Port L function register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PL3F3	PL2F3	PL1F3	PL0F3
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3	PL3F3	R/W	0: PORT 1: MTOUT01
2	PL2F3	R/W	0: PORT 1: MTOUT11
1	PL1F3	R/W	0: PORT 1: GEMG1
0	PL0F3	R/W	0: PORT 1: MT1IN



9.2.12.7 PLFR4 (Port L function register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PL3F4	PL2F4	PL1F4	PL0F4
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3	PL3F4	R/W	0: PORT 1: MTTB1OUT
2	PL2F4	R/W	0: PORT 1: MTTB1IN
1	PL1F4	R/W	0: PORT 1: DATRG
0	PL0F4	R/W	0: PORT 1: ADTRGA

Page 277 2022/09/30

9.2.12.8 PLFR5 (Port L function register 5)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PL3F5	PL2F5	PL1F5	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as "0".
3	PL3F5	R/W	0: PORT
			1: SCLK2
2	PL2F5	R/W	0: PORT
			1: TXD2
1	PL1F5	R/W	0: PORT
			1: RXD2
0	_	R	Read as "0".



9.2.12.9 PLFR6 (Port L function register 6)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PL3F6	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3	PL3F6	R/W	0: PORT 1: CTS2
2-0	-	R	Read as "0".

Page 279 2022/09/30

9.2.12.10 PLOD (Port L open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PL7OD	PL6OD	PL5OD	PL4OD	PL3OD	PL2OD	PL10D	PL0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	PL7OD-PL0OD	R/W	0: Push-pull output
			1: Open-drain output

9.2.12.11 PLPUP (Port L pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PL7UP	PL6UP	PL5UP	PL4UP	PL3UP	PL2UP	PL1UP	PL0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PL7UP-PL0UP	R/W	Pull-up
			0: Disable
			1: Enable



9.2.12.12 PLPDN (Port L pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PL7DN	PL6DN	PL5DN	PL4DN	PL3DN	PL2DN	PL1DN	PL0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PL7DN-PL0DN	R/W	Pull-down
			0: Disable
			1: Enable

Page 281 2022/09/30

9.2 Function Details in Each Ports

9.2.12.13 PLIE (Port L input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	PL7IE	PL6IE	PL5IE	PL4IE	PL3IE	PL2IE	PL1IE	PL0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	PL7IE-PL0IE	R/W	Input
			0: Disable
			1: Enable



9.2.13 Port M (PM0 to PM3)

Only when input is enabled, PM3 tolerates 5V input. Note that this pin cannot be pulled up over the power supply voltage when using as open-drain output.

9.2.13.1 List of Port M register

Base Address = 0x400C_0C00

register name		Address (Base+)
Port M data resister	MIDATA	0x0000
Port M output control resister	PMCR	0x0004
Port M function resister 1	PMFR1	0x0008
Port M function resister 2	PMFR2	0x000C
Reserved	-	0x0010
Reserved	-	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port M open-drain control resister	PMOD	0x0028
Port M pull-up control resister	PMPUP	0x002C
Port M pull-down control resister	PMPDN	0x0030
Reserved	-	0x0034
Port M input controlresister	PMIE	0x0038

Note: Do not access the addresses described as "Reserved".

9.2.13.2 PMDATA (Port M data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PM3	PM2	PM1	PM0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3-0	PM3-PM0	R/W	Port M data register

9.2.13.3 PMCR (Port M output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	РМ3С	PM2C	PM1C	PM0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as "0".
3-0	PM3C-PM0C	R/W	Output
			0: Disable
			1: Enable



9.2.13.4 PMFR1 (Port M function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	PM1F1	PM1F1	PM0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as "0".
2	PM2F1	R/W	0: PORT
			1: EM_COL
1	PM1F1	R/W	0: PORT
			1: EM_MDC
0	PM0F1	R/W	0: PORT
			1: EM_MDIO

Page 285 2022/09/30

9.2.13.5 PMFR2 (Port M function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PM3F2	PM2F2	PM1F2	PM0F2
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as "0".
3	PM3F2	R/W	0: PORT 1: ADTRGB
2	PM2F2	R/W	0: PORT 1: ENCZ1
1	PM1F2	R/W	0: PORT 1: ENCB1
0	PM0F2	R/W	0: PORT 1: ENCA1



9.2.13.6 PMOD (Port M open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	•	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	•	-	PM3OD	PM2OD	PM1OD	PM0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as "0".
3-0	PM3OD- PM0OD	R/W	0: Push-pull output 1: Open-drain output

Note:Only when input is enabled, PM3 tolerates 5V input. Note that this pin cannot be pulled up over the power supply voltage when using as open-drain output.

9.2.13.7 PMPUP (Port M pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PM3UP	PM2UP	PM1UP	PM0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3-0	PM3UP- PM0UP	R/W	Pull-up 0: Disable 1: Enable

Page 287 2022/09/30

9.2.13.8 PMPDN (Port M pull-down control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PM3DN	PM2DN	PM1DN	PM0DN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3-0	PM3DN- PM0DN	R/W	Pull-down 0: Disable 1: Enable

9.2.13.9 PMIE (Port M input control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	•	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	PM3IE	PM2IE	PM1IE	PM0IE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as "0".
3-0	PM3IE-PM0IE	R/W	Input 0: Disable 1: Enable



9.2.14 Port N (PN0 to PN5)

9.2.14.1 List of Port N register

Base Address = 0x400C_0D00

register name		Address (Base+)
Port N data resister	NIDATA	0x0000
Port N output control resister	PNCR	0x0004
Port N function resister 1	PNFR1	0x0008
Port N function resister 2	PNFR2	0x000C
Reserved	-	0x0010
Reserved	-	0x0014
Reserved	-	0x0018
Reserved	-	0x001C
Reserved	-	0x0020
Reserved	-	0x0024
Port N open-drain control resister	PNOD	0x0028
Port N pull-up control resister	PNPUP	0x002C
Port N pull-down control resister	PNPDN	0x0030
Reserved	-	0x0034
Port N input controlresister	PKIE	0x0038

Note:Do not access the addresses described as "Reserved".

9.2.14.2 PNDATA (Port N data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	PN5	PN4	PN3	PN2	PN1	PN0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function			
31-6	-	R	Read as "0".			
5-0	PN5-PN0	R/W	Port Ndata register			

9.2.14.3 PNCR (Port N output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	PN5C	PN4C	PN3C	PN2C	PN1C	PN0C
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	_	R	Read as "0".
5-0	PN5C-PN0C	R/W	Output
			0: Disable
			1: Enable



9.2.14.4 PNFR1 (Port N function register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	PN5F1	PN4F1	PN3F1	PN2F1	PN1F1	PN0F1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
5	PN5F1	R/W	0: PORT
			1: EM_TXCLK
4	PN4F1	R/W	0: PORT
			1: EM_TXEN
3	PN3F1	R/W	0: PORT
			1: EM_TXD3
2	PN2F1	R/W	0: PORT
			1: EM_TXD2
1	PN1F1	R/W	0: PORT
			1: EM_TXD1
0	PN0F1	R/W	0: PORT
			1: EM_TXD0

Page 291 2022/09/30

9.2.14.5 PNFR2 (Port N function register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	PN5F2	PN4F2	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
5	PN5F2	R/W	0: PORT
			1: TB6IN
4	PN4F2	R/W	0: PORT
			1: TB7IN
3-0	-	R	Read as "0".

Page 292 2022/09/30



9.2.14.6 PNOD (Port N open-drain control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	PN5OD	PN4OD	PN3OD	PN2OD	PN1OD	PN0OD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
5-0	PN5OD- PN0OD	R/W	0: Push-pull output 1: Open-drain output

9.2.14.7 PNPUP (Port N pull-up control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	PN5UP	PN4UP	PN3UP	PN2UP	PN1UP	PN0UP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
5-0	PN5UP-PN0UP	R/W	Pull-up 0: Disable 1: Enable

Page 293 2022/09/30

9.2 Function Details in Each Ports

9.2.14.8 PNPDN (Port N pull-down control regiter)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	-	-	PN5DN	PN4DN	PN3DN	PN2DN	PN1DN	PN0DN	
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
5-0	PN5DN- PN0DN	R/W	Pull-down 0: Disable 1: Enable

9.2.14.9 PNIE (Port N input control register)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	•	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	-	-	PN5IE	PN4IE	PN3IE	PN2IE	PN1IE	PN0IE	
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-6	_	R	Read as "0".
5-0	PN5IE-PN0IE	R/W	Input 0: Disable 1: Enable



9.3 Block Diagram of Port

9.3.1 Port Types

The ports are classified as shown below. Please refer to the following pages for the block diagrams of each port type. Dot lines in the figure indicate the part of the equivalent circuit described in the "Block diagrams of ports".

Table 9-3 Function Lists

Туре	GP Port	Function	Analog	Pull-up	Pull-down	Programmable open-drain	Note	
FT1	I/O	I/O	-	R	R	0	-	
FT2	I/O	I/O	-	R	R	О	Function output triggered by enable signal	
FT3	I/O	I/O	-	R	R	О	Function output triggered by enable signal	
FT4	I/O	Input(int)	_	R	R	0	with Noise filter	
FT5	I/O	Input	0	R	R	0	Analog input	
FT6	Output	Output	-	EnR	R	o	BOOT input enabled during reset	
FT7	I/O	I/O	-	R	R	О	Function output triggered by enable signal	
FT8	I/O	I/O	-	R	R	0	-	
FT9	I/O	I/O	-	R	R	0	-	
FT10	I/O	I/O	-	R	R	o	Function output triggered by enable signal	

int: Interrupt input

-: Not exit

o: Exit

R: Force disable during reset.

NoR: Unaffected by reset.

EnR: Force enable during reset.

9.3 Block Diagram of Port TMPM369FDFG/XBG

9.3.2 Type FT1




Figure 9-1 Port Type FT1



9.3.3 Type FT2




Figure 9-2 Port Type FT2

9.3 Block Diagram of Port TMPM369FDFG/XBG

9.3.4 Type FT3




Figure 9-3 Port Type FT3



9.3.5 Type FT4




Figure 9-4 Port Type FT4

9.3 Block Diagram of Port TMPM369FDFG/XBG

9.3.6 Type FT5




Figure 9-5 Port Type FT5



9.3.7 Type FT6




Figure 9-6 Port Type FT6

9.3 Block Diagram of Port TMPM369FDFG/XBG

9.3.8 Type FT7




Figure 9-7 Port Type FT7



9.3.9 Type FT8




Figure 9-8 Port Type FT8

Page 303 2022/09/30

9.3 Block Diagram of Port TMPM369FDFG/XBG

9.3.10 Type FT9




Figure 9-9 Port Type FT9



9.3.11 Type FT10




Figure 9-10 Port Type FT10

9.4 Apendex (List of Port Setting)

The following tables show port register settings in each pin.

The register is set or cleared for a perpheral function.

- · Setting of using PE4 as SCLKx (Output)
 - "1" appeared below PECR means setting <PE4C> to "1".
 - "PE4F1" appeared below PEFRn means setting <PE4F1> to "1".
 - "x" appeared below PEOD, PEPUP and PEPDN means setting voluntary.
 - "0" appeared below PEIE means setting <PE4IE> to "0".

Pin name	Port type	Function	After reset	Px CR	Px FRn	Px OD	Px PUP	Px PDN	Px IE
PE4	FT2	SCLKx (Output)		"1"	PE4 F1	х	х	х	0

9.4.1 The Setting of I/O DEdicated Port

When an I/O dedicated port is used, set its registers as follows:

Pin name	Port type	Function	After reset	Px CR	Px FRn	Px OD	Px PUP	Px PDN
Pxn	-	Input port		0	х	х	х	1
		Output port		1	х	х	х	0

9.4.2 The Setting of Input Dedicated Port

When an input dedicated port is used, set its registers as follows:

Pin name	Port type	Function	After reset	Px CR	Px FRn	Px OD	Px PUP	Px PDN
Pxn	-	Input port		0	х	х	х	1

9.4.3 The Setting of Output Dedicated Port

When an output dedicated port is used, set its registers as follows:

Pin name	Port type	Function	After reset	Px CR	Px FRn	Px OD	Px PUP	Px PDN
Pxn	-	Output port (Hi-Z output)		0	0	х	х	х
		Output port		1	0	х	х	х



9.4.4 Setting of peripheral's I/O port

This section describes the settings in case that ports are used for peripheral functions.

Some pins are specified as a certain function after reset. In this case, the symbol "o" is described in the "After reset" Column of the following tables.

Page 307 2022/09/30

9.4 Apendex (List of Port Setting)

9.4.4.1 Port A Setting

Table 9-4 Port Setting List (Port A)

Pin name	Port Type	Function	After reset	PA CR	PA FRx	PA OD	PA PUP	PA PDN	PA IE
PA0	FT2	TDO (Output)/ SWV (Output)	O	1	PA0 F1	0	0	0	0
	FT1	DTR5 (Output)		1	PA0 F2	х	х	х	0
PA1	FT2	TMS (Input)/ SWDIO (I/O)	0	1	PA1 F1	0	1	0	1
	FT1	DSR5 (Input)		0	PA1 F2	х	х	х	1
	FT2	TCK (Input)/ SWCLK (Input)	0	0	PA2 F1	0	0	1	1
PA2	FT1	RIN5 (Input)		0	PA2 F2	х	х	х	1
	FT2	TDI (Input)	0	0	PA3 F1	0	1	0	1
PA3	FT1	DCD5 (Input)		0	PA3 F2	х	х	х	1
	FT4	INT3 (Input)		0	PA3 F3	х	х	х	1
DAA	FT2	TRST(Input)	0	0	PA4 F1	0	1	0	1
PA4	FT1	RTS5 (Output)		1	PA4 F2	х	х	х	0
	FT9	TRACECLK (Output)		1	PA5 F1	0	0	0	0
PA5	FT1	RXD5 (Input)		0	PA5 F2	х	х	х	1
	FT1	IRIN5 (Input)		0	PA5 F3	х	х	х	1
	FT9	TRACEDATA0 (Output)		1	PA6 F1	0	0	0	0
PA6	FT1	TXD5 (Output)		1	PA6 F2	х	х	х	0
	FT1	IROUT5 (Output)		1	PA6 F3	х	х	х	0
	FT9	TRACEDATA1 (Output)	_	1	PA7 F1	0	0	0	0
PA7	FT1	CTS5 (Input)		0	PA7 F2	х	х	х	1
	FT1	SCLK3 (Input)		0	PA7 F3	х	х	х	1
	FT1	SCLK3 (Output)		1	PA7 F3	х	х	х	0
	FT1	CTS3 (Input)		0	PA7 F4	х	х	х	1
	FT1	TB7OUT (Output)		1	PA7 F5	х	х	х	0



9.4.4.2 Port B Setting

Table 9-5 Port Setting List (Port B)

Pin name	Port Type	Function	After reset	PB CR	PB FRx	PB OD	PB PUP	PB PDN	PB IE
DDO	FT9	TRACEDATA2 (Output)		1	PB0 F1	0	0	0	0
PB0	FT1	TXD3 (Output)		1	PB0 F3	х	х	x	0
DD4	FT9	TRACEDATA3 (Output)		1	PB1 F1	0	0	0	0
PB1	FT1	RXD3 (Input)		0	PB1 F3	х	х	х	1
	FT9	WR (Output)		1	PB2 F1	х	х	х	0
	ET?	SP2CLK (Input)		0	PB2 F2	х	х	х	1
PB2	FT3	SP2CLK (Output)		1	PB2 F2	х	х	х	0
	FT2	MTOUT03 (Output)		1	PB2 F3	х	х	х	0
	FT1	MTTB3OUT (Output)		1	PB2 F4	х	х	х	0
	FT9	RD (Output)		1	PB3 F1	х	х	х	0
DDO	FT3	SP2DO (Output)		1	PB3 F2	х	х	х	0
PB3	FT2	MTOUT13 (Output)		1	PB3 F3	х	х	x	0
	FT1	MTTB3IN (Input)		0	PB3 F4	х	х	х	1
	FT9	CS0 (Output)		1	PB4 F1	х	х	x	0
	FT3	SP2DI (Input)		0	PB4 F2	х	х	х	1
PB4	FT1	GEMG3 (Input)		0	PB4 F3	х	х	х	1
	FT4	INT7 (Input)		0	PB4 F4	х	х	x	1
	FT9	ALE (Output)		1	PB5 F1	х	х	х	0
	F.T.	SP2FSS (Input)		0	PB5 F2	х	х	х	1
PB5	FT3	SP2FSS (Output)		1	PB5 F2	х	х	х	0
	FT1	MT3IN (Input)		0	PB5 F3	х	х	х	1
	FT4	INT1 (Input)		0	PB5 F4	х	х	х	1

Table 9-5 Port Setting List (Port B)

Pin name	Port Type	Function	After reset	PB CR	PB FRx	PB OD	PB PUP	PB PDN	PB IE
	FT9	BELL (Output)		1	PB6 F1	х	х	х	0
PB6	FT1	SCOUT (Output)		1	PB6 F2	х	х	х	0
	FT1	TB3OUT (Output)		1	PB6 F4	х	х	х	0

Note: The input and pulled-up of PB6 are enabled when $\overline{\text{RESET}}$ pin is low. PB6 is used as $\overline{\text{BOOT}}$ pin.



9.4.4.3 Port C Setting

Table 9-6 Port Setting List (Port C)

Pin name	Port Type	Function	After reset	PC CR	PC FRx	PC OD	PC PUP	PC PDN	PC IE
DOO	FT9	A0 (Output)		1	PC0 F1	х	х	х	0
PC0	FT4	INTE (Input)		0	PC0 F2	х	х	х	1
PC1	FT9	A1 (Output)		1	PC1 F1	х	х	х	0
PC1	FT4	INTF (Input)		0	PC1 F2	х	х	х	1
PC2	FT9	A2 (Output)		1	PC2 F1	х	х	х	0
PC3	FT9	A3 (Output)		1	PC3 F1	х	х	х	0
PC4	FT9	A4 (Output)		1	PC4 F1	Х	х	х	0
PC5	FT9	A5 (Output)		1	PC5 F1	х	х	х	0
PC6	FT9	A6 (Output)		1	PC6 F1	х	х	х	0
PC7	FT9	A7 (Output)		1	PC7 F1	Х	х	х	0

9.4.4.4 Port D Setting

Table 9-7 Port Setting List (Port D)

Pin name	Port Type	Function	After reset	PD CR	PD FRx	PD OD	PD PUP	PD PDN	PD IE
PD0	FT9	A8 (Output)		1	PD0 F1	х	х	х	0
PD1	FT9	A9 (Output)		1	PD1 F1	х	х	х	0
PD2	FT9	A10 (Output)		1	PD2 F1	х	х	х	0
PD3	FT9	A11 (Output)		1	PD3 F1	х	х	x	0
PD4	FT9	A12 (Output)		1	PD4 F1	х	х	х	0
PD5	FT9	A13 (Output)		1	PD5 F1	х	х	х	0
PD6	FT9	A14 (Output)		1	PD6 F1	х	х	х	0
PD7	FT9	A15 (Output)		1	PD7 FR1	х	х	х	0



9.4.4.5 Port E Setting

Table 9-8 Port Setting List (Port E)

Pin name	Port Type	Function	After reset	PE CR	PE FRx	PE OD	PE PUP	PE PDN	PE IE
	FT9	A0 (Output)		1	PE0 F2	х	х	х	0
	FT9	A16 (Output)		1	PE0 F3	х	х	х	0
PE0	FT4	INT4 (Input)		0	PE0 F4	х	х	х	1
	FT1	TB0IN (Input)		0	PE0 F5	х	х	х	1
	FT1	RXD0 (Input)		0	PE1 F1	х	х	х	1
	FT9	A1 (Output)		1	PE1 F2	х	х	х	0
PE1	FT9	A17 (Output)		1	PE1 F3	х	х	х	0
	FT4	INT5 (Input)		0	PE1 F4	х	х	х	1
	FT1	TB1IN (Input)		0	PE1 F5	х	х	х	1
	FT1	TXD0 (Output)		1	PE2 F1	х	х	х	0
	FT9	A2 (Output)		1	PE2 F2	х	х	х	0
PE2	FT9	A18 (Output)		1	PE2 F3	х	х	х	0
	FT1	TB1OUT (Output)		1	PE2 F5	х	х	х	0
	FT1	SCLK0 (Input)		0	PE3 F1	х	х	х	1
	FT1	SCLK0 (Output)		1	PE3 F1	х	х	х	0
	FT9	A3 (Output)		1	PE3 F2	Х	Х	х	0
PE3	FT9	A19 (Output)		1	PE3 F3	х	х	х	0
	FT1	CTS0 (Input)		0	PE3 F4	Х	х	х	1
	FT1	TB0OUT (Output)		1	PE3 F5	х	х	х	0
	FT1	SCLK1 (Input)		0	PE4 F1	х	х	х	1
	FT1	SCLK1 (Output)		1	PE4 F1	х	х	х	0
	FT9	A4 (Output)		1	PE4 F2	х	х	х	0
PE4	FT9	A20 (Output)		1	PE4 F3	х	х	х	0
	FT1	CTS1 (Input)		0	PE4 F4	Х	х	х	1

Page 313 2022/09/30

Table 9-8 Port Setting List (Port E)

Pin name	Port Type	Function	After reset	PE CR	PE FRx	PE OD	PE PUP	PE PDN	PE IE
	FT1	TB2OUT (Output)		1	PE4 F5	х	х	х	0
PE5	FT1	TXD1 (Output)		1	PE5 F1	х	х	х	0
	FT9	A5 (Output)		1	PE5 F2	х	х	х	0
	FT9	A21 (Output)		1	PE5 F3	х	х	х	0
PE6	FT1	RXD1 (Input)		0	PE6 F1	х	х	х	1
	FT9	A6 (Output)		1	PE6 F2	х	х	х	0
	FT9	A22 (Output)		1	PE6 F3	х	х	х	0
	FT9	A7 (Output)		1	PE7 F2	х	х	х	0
PE7	FT9	A23 (Output)		1	PE7 F3	х	х	х	0
	FT4	INT6 (Input)		0	PE7 F4	х	х	х	1
	FT1	TB2IN (Input)		0	PE7 F5	х	х	х	1



9.4.4.6 Port F Setting

Table 9-9 Port Setting List (Port F)

Pin name	Port Type	Function	After reset	PF CR	PF FRx	PF OD	PF PUP	PF PDN	PF IE
DEO	FT7	D0/AD0 (I/O)		1	PF0 F1	х	х	х	1
PF0	FT1	CTS4 (Input)		0	PF0 F3	х	х	х	1
	FT7	D1/AD1 (I/O)		1	PF1 F1	х	х	х	1
PF1	FT1	TXD4 (Output)		1	PF1 F3	х	х	х	0
	FII	IROUT4 (Output)		1	PF1 F4	х	х	х	0
	FT7	D2/AD2 (I/O)		1	PF2 F1	х	х	х	1
PF2	FT4	RXD4 (Input)		0	PF2 F3	х	х	х	1
	FT1	IRIN4 (Input)		0	PF2 F4	х	х	х	1
PF3	FT7	D3/AD3 (I/O)		1	PF3 F1	х	х	х	1
PF3	FT1	RTS4 (Output)		1	PF3 F3	х	х	х	0
	FT7	D4/AD4 (I/O)		1	PF4 F1	х	х	х	1
PF4	FT4	INT0 (Input)		0	PF4 F2	х	х	х	1
	FT1	DCD4 (Input)		0	PF4 F3	х	х	х	1
	FT7	D5/AD5 (I/O)		1	PF5 F1	х	х	х	1
		ENCZ0 (Input)		0	PF5 F2	х	х	х	1
PF5	FT1	RIN4 (Input)		0	PF5 F3	х	х	х	1
	111	SCK1 (Input)		0	PF5 F4	х	х	х	1
		SCK1 (Output)		1	PF5 F4	х	х	х	0
	FT7	D6/AD6 (I/O)		1	PF6 F1	х	х	х	1
		ENCB0 (Input)		0	PF6 F2	х	х	х	1
PF6	FT1	DSR4 (Input)		0	PF6 F3	х	х	х	1
	111	SI1 (Input)		0	PF6 F4	х	х	х	1
		SCL1 (I/O)		1	PF6 F4	1	х	х	1

Page 315 2022/09/30

Table 9-9 Port Setting List (Port F)

Pin name	Port Type	Function	After reset	PF CR	PF FRx	PF OD	PF PUP	PF PDN	PF IE
	FT7	D7/AD7 (I/O)		1	PF7 F11	х	х	х	1
		ENCA0 (Input)		0	PF7 F2	х	х	х	1
PF7	FT4	DTR4 (Output)		1	PF7 F3	х	х	х	0
	FT1	SO1 (Input)		0	PF7 F4	х	х	х	1
		SDA1 (I/O)		1	PF7 F4	1	х	х	1



9.4.4.7 Port G Setting

Table 9-10 Port Setting List (Port G)

Pin name	Port Type	Function	After reset	PG CR	PG FRx	PG OD	PG PUP	PG PDN	PG IE
DOO	FT7	D8/AD8 (I/O)		1	PG0 F1	х	х	х	1
PG0	FT1	MT0IN (Input)		0	PG0 F3	х	х	х	1
	FT7	D9/AD9 (I/O)		1	PG1 F1	х	х	х	1
PG1	FT4	EMG0 (Input)		0	PG1 F2	х	х	х	1
	FT1	GEMG0 (Input)		0	PG1 F3	х	х	х	1
	FT7	D10/AD10 (I/O)		1	PG2 F1	х	х	х	1
DOS	FT2	ZO0 (Output)		1	PG2 F2	х	х	х	0
PG2	FT2	MTOUT10 (Output)		1	PG2 F3	х	х	х	0
	FT1	MTTB0IN (Input)		0	PG2 F4	х	х	х	1
	FT7	D11/AD11 (I/O)		1	PG3 F1	х	х	х	1
B00	FT2	WO0 (Output)		1	PG3 F2	х	х	х	0
PG3	FT2	MTOUT00 (Output)		1	PG3 F3	х	х	х	0
	FT1	MTTBOUT (Output)		1	PG3 F4	х	х	х	0
	FT7	D12/AD12 (I/O)		1	PG4 F1	х	х	х	1
PG4	FT2	YO0 (Output)		1	PG4 F2	х	х	х	0
FG4	FT3	SP1CLK (Input)		0	PG4 F3	х	х	х	1
	FT1	SP1CLK (Output)		1	PG4 F3	х	х	х	0
	FT7	D13/AD13 (I/O)		1	PG5 F1	х	х	х	1
PG5	FT2	VO0 (Output)		1	PG5 F2	х	х	х	0
	FT3	SP1DO (Output)		1	PG5 F3	х	х	х	0
	FT7	D14/AD14 (I/O)		1	PG6 F1	х	х	х	1
PG6	FT2	XO0 (Output)		1	PG6 F2	х	х	х	0
	FT3	SP1DI (Input)		0	PG6 F3	х	х	х	1

Page 317 2022/09/30

Table 9-10 Port Setting List (Port G)

Pin name	Port Type	Function	After reset	PG CR	PG FRx	PG OD	PG PUP	PG PDN	PG IE
	FT7	D15/AD15 (I/O)		1	PG7 F1	х	х	х	1
007	FT2	UO0 (Output)		1	PG7 F2	х	х	х	0
PG7	FTO	SP1FSS (Input)		0	PG7 F3	х	х	х	1
	FT3	SP1FSS (Output)		1	PG7 F3	х	х	х	0



9.4.4.8 Port H Setting

Table 9-11 Port Setting List (Port H)

Pin name	Port Type	Function	After reset	PH CR	PH FRx	PH OD	PH PUP	PH PDN	PH IE
	FT9	BELH (Output)		1	PH0 F1	х	х	х	0
		TB5OUT (Output)		1	PH0 F2	х	х	х	0
PH0		MT2IN (Input)		0	PH0 F3	х	х	х	1
	FT1	SO2 (Output)		1	PH0 F5	х	х	х	0
		SDA2 (I/O)		1	PH0 F5	1	х	х	1
	FT9	CS1 (Output)		1	PH1 F1	х	х	х	0
		TB4OUT (Output)		1	PH1 F2	х	х	х	0
PH1	FT1	GEMG2 (Input)		0	PH1 F3	х	х	х	1
	111	SI2 (Input)		0	PH1 F5	х	х	х	1
		SCL2 (I/O)		1	PH1 F5	1	х	х	1
	FT9	CS2 (Output)		1	PH2 F1	х	х	х	0
	FT1	CA_TX (Output)		1	PH2 F2	х	х	х	0
	FT2	MTOUT12 (Output)		1	PH2 F3	х	х	х	0
PH2	FT1	MTTB2IN (Input)		0	PH2 F4	х	х	х	1
	FT1	SCK2 (Input)		0	PH2 F5	х	х	х	1
	FT1	SCK2 (Output)		1	PH2 F5	х	х	х	0
	FT9	CS3 (Output)		1	PH3 F1	х	х	х	0
	FT1	CA_RX (Input)		0	PH3 F2	х	х	х	1
PH3	FT2	MTOUT02 (Output)		1	PH3 F3	х	х	х	0
	FT1	MTTB2OUT (Output)		1	PH3 F4	х	х	х	0
	FT1	EM_RPAUSE (Output)		1	PH3 F5	х	х	х	0
PH4	FT1	EM_TPAUSE (Output)		1	PH4 F5	х	х	х	0
PH5	FT1	EM_ETOMOD (Output)		1	PH5 F1	х	х	х	0
	FT1	TB4IN (Input)		0	PH5 F2	х	х	х	1

Page 319 2022/09/30

Table 9-11 Port Setting List (Port H)

Pin name	Port Type	Function	After reset	PH CR	PH FRx	PH OD	PH PUP	PH PDN	PH E
PH6	FT1	EM_MAGICP (Output)		1	PH6 F1	х	х	х	0
DUZ	FT1	EM_LINK (Input)		0	PH7 F1	х	х	х	1
PH7	FT1	TB3IN (Input)		0	PH7 F1	х	х	х	1



9.4.4.9 Port I Setting

Table 9-12 Port Setting List (Port I)

Pin name	Port Type	Function	After reset	PI CR	PI FRx	PI OD	PI PUP	PI PDN	PI IE
PI0	FT4	INT9 (Input)		0	PI0 F1	х	х	х	1
	FT5	AINA0	0	0	0	0	0	0	0
PI1	FT4	INTA (Input)		0	PI1 F1	х	х	х	1
	FT5	AINA1	0	0	0	0	0	0	0
PI2	FT4	INTB (Input)		0	Pl2 F1	х	х	х	1
	FT5	AINA2	0	0	0	0	0	0	0
	FT4	INTC (Input)		0	PI3 F1	х	х	x	1
PI3	FT1	DMAREQ (Input)		0	PI3 F2	х	х	х	1
	FT5	AINA3	0	0	0	0	0	0	0
PI4	FT5	AINB0	0	0	0	0	0	0	0
PI5	FT5	AINB1	0	0	0	0	0	0	0
PI6	FT5	AINB2	0	0	0	0	0	0	0
PI7	FT5	AINB3	0	0	0	0	0	0	0

9.4 Apendex (List of Port Setting)

9.4.4.10 Port J Setting

Table 9-13 Port Setting List (Port J)

Pin name	Port Type	Function	After reset	PJ CR	PJ OD	PJ PUP	PJ PDN	PJ IE
PJ0	FT5	AINB4	0	0	0	0	0	0
PJ1	FT5	AINB5	0	0	0	0	0	0
PJ2	FT5	AINB6	o	0	0	0	0	0
PJ3	FT5	AINB7	0	0	0	0	0	0
PJ4	FT5	AINB8	0	0	0	0	0	0
PJ5	FT5	AINB9	0	0	0	0	0	0
PJ6	FT5	AINB10	0	0	0	0	0	0
PJ7	FT5	AINB11	0	0	0	0	0	0



9.4.4.11 Port K Setting

Table 9-14 Port Setting List (Port K)

Pin name	Port Type	Function	After reset	PK CR	PK FRx	PK OD	PK PUP	PK PKN	PKn name
DI/O		INTD (Input)		0	PK0 F1	х	х	х	1
PK0	FT4	USBDPON (Input)		0	PK0 F1	х	х	х	1
	FT1	USBOC (Input)		0	PK1 F1	х	х	х	1
	FT3	SP0FSS (Input)		0	PK1 F2	Х	х	х	1
PK1	110	SP0FSS (Output)		1	PK1 F2	Х	х	х	0
	FT4	INT8 (Input)		0	PK1 F3	х	х	х	1
	FT1	TB6OUT (Output)		1	PK1 F4	х	х	х	0
	FT1	USB_ECLK (Input)		0	PK2 F1	х	х	х	1
PK2	FT3	SP0DI (Input)		0	PK2 F2	х	х	х	1
1112		SO0 (Input)		0	PK2 F3	х	х	х	1
		SDA0 (I/O)		1	PK2 F4	1	х	х	1
	FT1	USBHPON (Output)		1	PK3 F1	Х	х	х	0
	FT3	SP0DO (Output)		1	PK3 F2	х	х	х	0
PK3	FT1	SI0 (Input)		0	PK3 F3	х	х	х	1
		SCL0 (I/O)		1	PK3 F3	1	х	х	1
	FT1	RXIN (Input)		0	PK4 F1	х	х	х	1
	FT3	SP0CLK (Input)		0	PK4 F2	Х	х	х	1
PK4	. 10	SP0CLK (Output)		1	PK4 F2	х	х	х	0
	FT1	SCK0 (Input)		0	PK4 F3	х	х	х	1
	111	SCK0 (Output)		1	PK4 F3	х	х	х	0

Note: PK0 is used as USBPON input or output port when USB device controller is used. PK0 is used as I/O port or INTD input when USB device controller is not used.

Page 323 2022/09/30

9.4 Apendex (List of Port Setting)

9.4.4.12 Port L Setting

Table 9-15 Port Setting List (Port L)

Pin name	Port Type	Function	After reset	PL CR	PL FRx	PL OD	PL PUP	PL PDN	PL IE
	FT1	EM_RXCLK (Input)		0	ft0 F1	х	х	x	1
	FT4	INT2 (Input)		0	PL0 F2	х	х	x	1
PL0		MT1IN (Input)		0	PL0 F3	х	х	х	1
	FT1	ADTRGA (Input)		0	PL0 F4	х	х	х	1
	FT1	EM_CRS (Input)		0	PL1 F1	х	х	х	1
	FT1	EMG1 (Input)		0	PL1 F2	х	х	х	1
PL1		GEMG1 (Input)		0	PL1 F3	х	х	х	1
	FT1	DATRG (Input)	DATRG (Input)			х	х	х	1
		RXD2 (Input)		0	PL1 F5	х	х	х	1
	FT1	EM_RXDV (Input)		0	PL2 F1	х	х	х	1
	FT2	ZO1 (Output)		1	PL2 F2	х	х	х	0
PL2	FT2	MTOUT11 (Output)		1	PL2 F3	х	х	х	0
	FT1	MTTB1IN (Input)		0	PL2 F4	х	х	х	1
	FT1	TXD2 (Output)		1	PL2 F5	х	х	х	0
	FT1	EM_RXER (Input)		0	PL3 F1	х	х	х	1
	FT2	WO1 (Output)		1	PL3 F2	х	х	х	0
	FT2	MTOUT01 (Output)		1	PL3 F3	х	х	х	0
PL3	FT1	MTTB1OUT (Output)		1	PL3 F4	х	х	х	0
	FT1	SCLK2 (Input)		0	PL3 F5	х	х	х	1
	FT1	SCLK2 (Output)		1	PL3 F5	х	х	х	0
	FT1	CTS2 (Input)		0	PL3 F6	х	х	х	1
PL4	FT1	EM_RXD0 (Input)		0	PL4 F1	х	х	х	1
	FT2	YO1 (Output)		1	PL4 F2	х	х	х	0
PL5	FT1	EM_RXD1 (Input)		0	PL5 F1	х	х	х	1
	FT2	VO1 (Output)		1	PL5 F2	х	х	х	0



Table 9-15 Port Setting List (Port L)

Pin name	Port Type	Function	After reset	PL CR	PL FRx	PL OD	PL PUP	PL PDN	PL IE
PL6	FT1	EM_RXD2 (Input)		0	PL6 F1	х	х	х	1
	FT2	XO1 (Output)		1	PL6 F2	х	х	х	0
PL7	FT1	EM_RXD3 (Input)		0	PL7 F1	х	х	х	1
	FT2	UO1 (Output)		1	PL7 F2	х	х	х	0

Page 325 2022/09/30

9.4.4.13 Port M Setting

Table 9-16 Port Setting List (Port M)

Pin name	Port Type	Function	After reset	PM CR	PM FRx	PM OD	PM PUP	PM PDN	PM IE
PM0	FT10	EM_MDIO (I/O)		1	PM0 F1	х	х	х	1
1 1010	FT1	ENCA1 (Input)		0	PM0F 2	х	х	х	1
PM1	FT10	EM_MDC (Output)		1	PM1 F1	х	х	х	0
PMT	FT1	ENCB1 (Input)		0	PM1 F2	х	х	х	1
DIMO	F.T.4	EM_COL (Input)		0	PM2 F1	х	х	х	1
PM2 FT1		ENCZ1 (Input)		0	PM2 F2	х	х	х	1
РМ3	FT1	ADTRGB (Input)		0	PM3 F2	х	х	х	1



9.4.4.14 Port N Setting

Table 9-17 Port Setting List (Port N)

Pin name	Port Type	Function	After reset	PN CR	PN FRx	PN OD	PN PUP	PN PDN	PN IE
PN0	FT1	EM_TXD0 (Output)		1	PN0 F1	х	х	х	0
PN1	FT1	EM_TXD1 (Output)		1	PN1 F1	х	х	х	0
PN2	FT1	EM_TXD2 (Output)	M_TXD2 (Output) 1		PN2 F1	х	х	х	0
PN3	FT1	EM_TXD3 (Output)		1	PN3 F1	х	x	х	0
DNA	FT1	EM_TXEN (Output)		1	PN4 F1	х	х	х	0
PN4	FT1	TB7IN (Input)		0	PN4 F2	х	х	х	1
	EM_TXCLK (Input)		0	PN5 F1	х	х	х	1	
PN5	FT1	TB6IN (Input)		0	PN5 F2	х	х	х	1

9. Input / OUtput port

9.4 Apendex (List of Port Setting) TMPM369FDFG/XBG



10. External bus interface (EBIF)

10.1 Overview

The TMPM369FDFG has a built-in external bus interface function to connect to external memory, I/Os, etc. This interface consists of an external bus interface circuit (EBIF), a chip selector (CS) and a wait controller.

The chip selector and wait controller designate mapping addresses in a 4-block address space and also control wait states and data bus widths (8- or 16-bit) in these and other external address spaces.

The external bus interface circuit (EBIF) controls the timing of external buses based on the chip selector and wait controller settings.

Their features are given in the following.

Table 10-1 Features of External bus interface

features	
Memory supports	Asynchronous memory (NOR Flash memory, SRAM, Peripheral I/O and e.t.c.) Selectable separate bus mode or multiplex bus mode.
Data bus width	Either an 8- or 16-bit width can be set for each channel.
Chip select	4 channels (CSO, CS1, CS2, CS3)
Address access spaces	Supports up to 64MB memory spaces CS0: 0x6000_0000 to 0x63FF_FFFF (Up to 16MB for each CS)
Internal wait function	This function can be enabled for each channel. A wait of up to 15 cycles can be automatically inserted.
ALE wait function	This function can be enabled for each channel. An ALE high pulse of up to 4 cycles can be automatically inserted.
Setup cycle insertion function	This function can be enabled for each channel. A RD or WR setup cycle can be automatically inserted. (tAC cycle expanded)
Recovery (Hold) cycle insertion function	When an external bus is selected, a dummy cycle of up to 8 clocks can be inserted and this dummy cycle can be specified for each channel. Address/Data hold cycle can be inserted for $\overline{\text{CS}}$, $\overline{\text{RD}}$ and $\overline{\text{WR}}$. (tCAR, tRAE cycles expanded)
Bus expansion function	The internal wait, the ALE wait, the Setup wait and the Recovery cycle can be expanded double or quadruple.
Control pins	Separate bus mode: D[15:0], A[23:0], \overline{RD} , \overline{WR} , \overline{BELL} , \overline{BELH} , \overline{CSO} , $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$ Multiplex bus mode: AD[15:0], A[23:16], \overline{RD} , \overline{WR} , \overline{BELL} , \overline{BELH} , \overline{CSO} , $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$, ALE

10.2 Address and Data pin setting

The TMPM369FDFG can be set to either separate bus or multiplexed bus mode. Setting the bit <EXBSEL> of EXBMOD register to "1" as the separate bus mode. Setting the bit <EXBSEL> of EXBMOD register to "0" as the multiplexed bus mode. Port pins C to G which are to be connected to external devices (memory), are used as address buses, data buses and address/data buses. The below table shows these.

Table 10-2 Bus Mode, Address and Data Pins

PORT	Separate Mode EXBMOD <exbsel> = "1"</exbsel>	Multiplex Mode EXBMOD <exbsel> = "0"</exbsel>
Port C (PC0 to PC7)	A0 to A7	-
Port D (PD0 to PD7)	A8 to A15	-
Port E(PE0 to PE7)	A16 to A23 or A0 to A7	A16 to A23
Port F(PF0 to PF7)	D0 to D7	AD0 to AD7
Port G(PG0 to PG7)	D8 to D15	AD8 to AD15

Each port is put into input mode after a reset. To access an external device, set the address and data bus functions by using the port control register (PxCR) and the port function register (PxFRm), and set the input enable register (PxIE).

When the access changing from the external area to internal area, the address buses are kept the previously external area address output and the data buses will be high impedance.



10.3 Registers

10.3.1 Registers List

Address and names of EBIF control registers are shown below.

Base Address = 0x4005_C000

Register name		Address (Base+)
External Bus Mode Control Register	EXBMOD	0x0000
Reserved	-	0x0004 to 0x000C
External Bus Area and Start Address Configuration Register 0	EXBAS0	0x0010
External Bus Area and Start Address Configuration Register 1	EXBAS1	0x0014
External Bus Area and Start Address Configuration Register 2	EXBAS2	0x0018
External Bus Area and Start Address Configuration Register 3	EXBAS3	0x001C
Reserved	-	0x0020 to 0x003C
External Bus Chip Select Control Register 0	EXBCS0	0x0040
External Bus Chip Select Control Register 1	EXBCS1	0x0044
External Bus Chip Select Control Register 2	EXBCS2	0x0048
External Bus Chip Select Control Register 3	EXBCS3	0x004C
Reserved	-	0x0050 to 0x0FFC

Note 1: Access the registers by using word reads and word writes.

Note 2: Access to the "Reserved" area is prohibited.

10.3 Registers TMPM369FDFG/XBG

10.3.2 EXBMOD (External Bus Mode Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	EXBWAIT		EXBSEL
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	_	R	Read as 0.
2-1	EXBWAIT[1:0]	R/W	Bus cycle extension
			00: None
			01: Double
			10: Quadruple
			11: Prohibited
			These bits are used to set the setup, wait and recovery of the bus cycle to be double or quadruple. For example, if a Read setup cycle is set as two cycles by setting <exbwait>="00" (no extension), the two cycles can be</exbwait>
			quadruplicated by changing the bit setting to <exbwait>="01" (double). It also can be octuplicated by setting the bits to <exbwait>="10" (quadruple). The extended cycle is configured by setting Read/Write setup, chip select/Read/Write recovery, ALE/internal wait cycle and <exbwait> (double or quadruple).</exbwait></exbwait></exbwait>
0	EXBSEL	R/W	Select external bus mode (Note)
			0: Multiplex bus
			1: Separate bus

Note:Do not change the setting of external bus mode in operating the external bus access.



10.3.3 EXBAS0 to 3 (External Bus Area and Start Address Configuration Register)

	31	30	29	28	27	26	25	24		
bit symbol	SA31	SA30	SA29	SA28	SA27	SA26	SA25	SA24		
After reset	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16		
bit symbol	SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16		
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol				EX	AR					
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function									
31-16	SA31-SA16	R/W	Chip select Start address (Note)	Chip select Start address (Note)								
			The A[31:16] is specified as start	The A[31:16] is specified as start address.								
15-8	_	R	Read as 0.									
7-0	EXAR[7:0]	R/W	Chip select Address space size									
			The size of address space can be	e specified nine kind of setting from	64Kbyte up to 16Mbyte.							
			0000_0000: 16 Mbyte 0000_0011: 2 Mbyte 0000_0110: 256 Kbyte									
			0000_0001: 8 Mbyte	0000_0100: 1 Mbyte	0000_0111: 128 Kbyte							
			0000_0010: 4 Mbyte	0000_0101: 512 Kbyte	0000_1000: 64 Kbyte							
					Others: Prohibited							

Note: If same address space is specified between \overline{CSO} , $\overline{CS1}$, $\overline{CS2}$ and $\overline{CS3}$, the chip selector will be given priority shown below

High priority $\overline{\text{CS0}} > \overline{\text{CS1}} > \overline{\text{CS2}} > \overline{\text{CS3}}$ Low priority

Table 10-3 The address specification

								S	Α								-				EX	AR			
The address area size of a chip select	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15 to 8	7	6	5	4	3	2	1	0
16Mbyte	0	1	1	0	0	0	х	х	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0	0	0
8Mbyte	0	1	1	0	0	0	х	х	Х	0	0	0	0	0	0	0	-	0	0	0	0	0	0	0	1
4Mbyte	0	1	1	0	0	0	Х	х	Х	х	0	0	0	0	0	0	-	0	0	0	0	0	0	1	0
2Mbyte	0	1	1	0	0	0	Х	х	Х	х	Х	0	0	0	0	0	-	0	0	0	0	0	0	1	1
1Mbyte	0	1	1	0	0	0	х	х	Х	х	х	Х	0	0	0	0	-	0	0	0	0	0	1	0	0
512Kbyte	0	1	1	0	0	0	х	х	Х	х	х	Х	х	0	0	0	-	0	0	0	0	0	1	0	1
256Kbyte	0	1	1	0	0	0	х	х	Х	х	х	Х	х	х	0	0	-	0	0	0	0	0	1	1	0
128Kbyte	0	1	1	0	0	0	х	х	х	х	х	х	х	х	х	0	-	0	0	0	0	0	1	1	1
64Kbyte	0	1	1	0	0	0	х	х	х	х	х	х	х	х	х	х	-	0	0	0	0	1	0	0	0

10.3 Registers TMPM369FDFG/XBG

10.3.4 EXBCS0 to 3 (External Bus Chip Select Control Register)

	31	30	29	28	27	26	25	24			
bit symbol	C	SR		WRR		RDR					
After reset	0	1	0	0	1	0	0	1			
	23	22	21	20	19	18	17	16			
bit symbol	-	-	AL	EW	W	RS	RDS				
After reset	0	0	0	1	0	1	0	1			
	15	14	13	12	11	10	9	8			
bit symbol	-	-	-			CSIW					
After reset	0	0	0	0	0	0	1	0			
	7	6	5	4	3	2	1	0			
bit symbol	-	-	-	-	-	CS	CSW0				
After reset	0	0	0	0	0	0	1	0			

Bit	Bit Symbol	Туре	Function									
31-30	CSR[1:0]	R/W	Chip select (CSx) R	Recovery cycle								
			00: None	01: 1 cycle	10: 2 cycles	11: 4 cycles						
29-27	WRR[2:0]	R/W	Write (WR) Recover	ry cycl								
			000: None	010: 2 cycles	100: 4 cycles	110: 6 cycles						
			001: 1 cycle	011: 3 cycles,	101: 5 cycles	111: 8 cycles						
26-24	RDR[2:0]	R/W	Read (RD) Recover	y cycle								
			000: None	010: 2 cycles	100: 4 cycles	110: 6 cycles						
			001: 1 cycle	011: 3 cycles,	101: 5 cycles	111: 8 cycles						
23-22	-	R	Read as 0.									
21-20	ALEW[1:0]	R/W	ALE wait cycle for r	multiplex bus Read (RD) Red	covery cycle							
			00: None	01: 1 cycles	10: 2 cycles	11: 4 cycles						
19-18	WRS[1:0]	R/W	Write (WR) Setup c	ycle								
			00: None	01: 1 cycles	10: 2 cycles	11: 4 cycles						
17-16	RDS[1:0	R/W	Read (RD) Setup cy	ycle								
			00: None	01: 1 cycles	10: 2 cycles	11: 4 cycles						
15-13	-	R	Read as 0.									
12-8	CSIW[4:0]	R/W	Internal Wait (Auton	natically insertion)								
			0000: 0 wait	0100: 4 waits	1000: 8 waits	1100: 12 waits						
			0001: 1 wait	0101: 5 waits	1001: 9 waits	1101: 13 waits						
			0010: 2 waits	0110: 6 waits	1010: 10 waits	1110: 14 waits						
			0011: 3 waits	0111: 7 waits	1011: 11 waits	1111: 15 waits						
7-4	_	R	Read as 0.									
3	_	R/W	Always write to "0"									
2-1	CSW[2:1]	R/W	Data bus width									
			00: 8-bit									
			01: 16-bit									
			Others: Prohibited									
0	CSW0	R/W	CS Enable									
			0: Disable									
			1: Enable									




10.4 Data Format

Internal registers and external bus interfaces of the TMPM369FDFG/XBG are configured as described below.


10.4.1 Little-endian mode

10.4.1.1 Word access

• 16-bit bus width



8-bit bus width




Page 335 2022/09/30


10.4 Data Format TMPM369FDFG/XBG

10.4.1.2 Half word access

• 16-bit bus width




• 8-bit bus width





10.4.1.3 Byte access


• 16-bit bus width



Page 337 2022/09/30

10.4 Data Format TMPM369FDFG/XBG

· 8-bit bus width





10.5 External Bus Operations (Separate Bus Mode)

This section describes various bus timing values. The timing diagram shown below assumes that the address buses are A23 through A0 and that the data buses are D15 through D0.

10.5.1 Basic bus operation

The external bus cycle of the TMPM369FDFG/XBG basically consists of three clock pulses. The basic clock of an external bus cycle is the same as the internal system clock. Figure 10-1 shows read bus timing and Figure 10-2 shows write bus timing. If internal areas are accessed, address buses remain unchanged as shown in these figures. Additionally, data buses are in a state of high impedance and control signals such as $\overline{\text{RD}}$ and $\overline{\text{WR}}$ do not become active.




Figure 10-1 Read Operation Timing




Figure 10-2 Write Operation Timing

Page 339 2022/09/30

10.5.2 Wait timing

A wait cycle can be inserted for each channel by using the chip selector (CS) and wait controller.

The following wait can be inserted.

· A wait of up to 15 clocks can be automatically inserted.

The setting of the number of waits to be automatically inserted and the setting can be made using the chip select control registers, EXBCSx<CSIW[4:0]>.

Figure 10-3 through Figure 10-4 show the timing diagrams in which waits have been inserted.




Figure 10-3 Read Operation Timing (0 Wait and 1 Wait Automatically Inserted)




Figure 10-4 Read Operation Timing (5 Waits Automatically Inserted)

Figure 10-5 through Figure 10-6 shows the read and write operation timing when 0 wait and 2 waits automatically inserted in the separate bus mode.




Figure 10-5 Read Operation Timing




Figure 10-6 Write Operation Timing

Page 341 2022/09/30

10.5.3 Read and Write Recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

A dummy cycle can be inserted in both a read and a write cycle. The dummy cycle insertion setting can be made in EXBCSx<WRR[2:0]> (write recovery cycle) and <RDR[2:0]> (read recovery cycle). As for dummy cycle, none, one to six or eight system clocks (internal) can be specified for each channel. Figure 10-7 shows the timing of recovery time insertion.




Figure 10-7 Timing of Recovery Time insertion



10.5.4 Chip select recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

The dummy cycle insertion setting can be made in the chip select control registers, EXBCSx<CSR[1:0]>. As for the number of dummy cycles, none, one, two and four system clocks (internal) can be specified for each channel. Figure 10-8 shows the timing of recovery time insertion.




Figure 10-8 Timing of Chip Select Recovery Time Insertion

Page 343 2022/09/30

10.5.5 Read and Write setup cycle

A read and a write setup cycle can be inserted for each channel by using the chip selector (CS) and wait controller.

The following can be inserted.

A read and a write setup cycle of up to 4 clocks can be automatically inserted.

The setting of the number of setup cycles to be automatically inserted and the setting can be made using the chip select control registers, EXBCSx<WRS[1:0]> and <RDS[1:0]>.

Figure 10-9 show the timing diagrams in which setup cycle have been inserted.




Figure 10-9 Timing of Read and Write Setup Time Insertion



10.6 External Bus Operations (Multiplexed Bus Mode)

This section describes various bus timing values. The timing diagram shown below assumes that the address buses are A23 through A16 and that the data buses are AD15 through AD0.

10.6.1 Basic bus operation

The external bus cycle of the TMPM369FDFG/XBG basically consists of four clock pulses. The basic clock of an external bus cycle is the same as the internal system clock. Figure 10-10 shows read bus timing and Figure 10-11 shows write bus timing. If internal areas are accessed, address buses remain unchanged and the ALE does not output latch pulse as shown in these figures.

Additionally, address/data buses are in a state of high impedance and control signals such as \overline{RD} and \overline{WR} do not become active.




Figure 10-10 Read Operation Timing




Figure 10-11 Write Operation Timing

10.6.2 Wait timing

A wait cycle can be inserted for each channel by using the chip selector (CS) and wait controller.

The following wait can be inserted.

A wait of up to 15 clocks can be automatically inserted.

The setting of the number of waits to be automatically inserted and the setting can be made using the chip select control registers, EXBCSx<CSIW[4:0]>.

Figure 10-12 through Figure 10-13 show the timing diagrams in which waits have been inserted.




Figure 10-12 Read Operation Timing






Figure 10-13 Write Operation Timing

Page 347 2022/09/30

10.6.3 Time that it takes before ALE is asserted

One of system clocks of 1, 2 or 4 can be selected as the time that it takes before ALE is asserted. The setting can be made using the chip select control registers, EXBCSx<ALEW[1:0]>. The default is asserted the \overline{RD} or \overline{WR} signal from the address is generated after 2 clocks.




Figure 10-14 Time that it takes before ALE is asserted

Figure 10-15 shows the timing when the ALE is 1 clock or 2 clocks.




Figure 10-15 Read Operation Timing (When the ALE is 1 Clock or 2 Clocks)



10.6.4 Read and Write Recovery Time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

A dummy cycle can be inserted in both a read and a write cycle. The dummy cycle insertion setting can be made in the chip select control registers, EXBCSx<WRR[2:0]> (write recovery cycle) and <RDR[2:0]> (read recovery cycle). As for the number of dummy cycles, none, one to six or eight system clocks (internal) can be specified for each channel. Figure 10-16 shows the timing of recovery time insertion.




Figure 10-16 Timing of Recovery Time Insertion

10.6.5 Chip select recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

The dummy cycle insertion setting can be made in the chip select control registers, EXBCSx<CSR[1:0]>. As for the number of dummy cycles, none, one, two and four system clocks (internal) can be specified for each channel. Figure 10-17 shows the timing of recovery time insertion.




Figure 10-17 Timing of CS Recovery Time Insertion (ALE width: 1 clock)



10.6.6 Read and Write setup cycle

A read and a write setup cycle can be inserted for each channel by using the chip selector (CS) and wait controller.

The following can be inserted.

· A read and a write setup cycle of up to 4 clocks can be automatically inserted.

The setting of the number of setup cycles to be automatically inserted and the setting can be made using the chip select control registers, EXBCSx<WRS[1:0]> and <RDS[1:0]>.

Figure 10-18 shows the timing diagrams in which the read or write setup cycle have been inserted.




Figure 10-18 Timing of Read or Write Setup Time Insertion

Page 351 2022/09/30

10.7 Connection example for external memory

10.7.1 Connection Example for external 16-bit SRAM and NOR-Flash (Separate bus)




Figure 10-19 Connection Example for external 16-bit SRAM and NOR-Flash (Separate bus)



10.7.2 Connection Example for external 16-bit SRAM and NOR-Flash (Multiplex bus)




Figure 10-20 Connection Example for external 16-bit SRAM and NOR-Flash (Multiplex bus)

Page 353 2022/09/30

10. External bus interface (EBIF)

10.7 Connection example for external memory

TMPM369FDFG/XBG



11. 16-bit Timer / Event Counters (TMRB)

11.1 Outline

TMRB operate in the following four operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation mode (PPG)
- · Timer synchronous mode

The use of the capture function allows TMRB to perform the following three measurements.

- · One shot pulse output by an external trigger
- Frequency measurement
- · Pulse width measurement

In the following explanation of this section, "x" indicates a channel number.

11.2 Differences in the Specifications

TMPM369FDFG/XBG contains 8-channel of TMRB.

Each channel functions independently and the channels operate in the same way except for the differences in their specification as shown in Table 11-1.

Some of the channels can put the capture trigger and the synchronous start trigger on other channels.

- 1. The flip-flop output of TMRB 2, 5 and 7 can be used as the capture trigger of other channels.
 - TB2OUT → available for TMRB3 through TMRB5
 - TB5OUT \rightarrow available for TMRB6 through TMRB7
 - TB7OUT → available for TMRB0 through TMRB7
- 2. The start trigger of the timer synchronous mode (with TBxRUN)
 - TMRB0 → can start TMRB0 through TMRB3 synchronously
 - TMRB4 \rightarrow can start TMRB4 through TMRB7 synchronously
- 3. The start trigger of the timer prescaler synchronous mode (with TBxPRUN)
 - · TMRB0 → can start TMRB0 through TMRB3 synchronously
 - TMRB4 \rightarrow can start TMRB4 through TMRB7 synchronously

Table 11-1 Differences in the Specifications of TMRB Modules

Specifica- tion	Extern	al pins	00	tion between ers	Inter	rupt	In	ternal Connec	ets
Channel	Timer Flip-Flop output pins	External clock / capture trigger in- put pins	Capture trigger	Synchro- nous start trigger channel	Capture interrupt	TMRB interrupt	Start AD conversion Start DAC conversion	Timer Flip-Flop Connect with SIO/ UART, RMC (TXTRG: Transfer clock)	μDMA request (DMATMR B compare match0/1 overflow (channel0 to 4))
TMRB0	TB0OUT	TB0IN	TB7OUT	-	INTCAP00 INTCAP01	INTTB0	-	-	INTTB0
TMRB1	TB1OUT	TB1IN	TB7OUT	TB0PRUN TB0RUN	INTCAP10 INTCAP11	INTTB1	-	RMC	INTTB1
TMRB2	TB2OUT	TB2IN	TB7OUT	TB0PRUN TB0RUN	INTCAP20 INTCAP21	INTTB2	INTTB21	-	INTTB2
TMRB3	TB3OUT	TB3IN	TB2OUT	TB0PRUN TB0RUN	INTCAP30 INTCAP31	INTTB3	INTTB31	-	INTTB3
TMRB4	TB4OUT	TB4IN	TB2OUT	-	INTCAP40 INTCAP41	INTTB4	INTTB41	SIO0 SIO1	INTTB4
TMRB5	TB5OUT	(TB5IN) (note)	TB2OUT	TB4PRUN TB4RUN	INTCAP50 INTCAP51	INTTB5	INTTB51	-	-
TMRB6	TB6OUT	TB6IN	TB5OUT	TB4PRUN TB4RUN	INTCAP60 INTCAP61	INTTB6	INTTB61	-	-
TMRB7	TB7OUT	TB7IN	TB5OUT	TB4PRUN TB4RUN	INTCAP70 INTCAP71	INTTB7	INTTB71	SIO2 SIO3	-

Note:fs is connected to T5BIN in TMPM369FDFG/XBG. For more detail, refer to internal High-speed Oscillation Adjustment function.



11.3 Configuration

Each channel consists of a 16-bit up-counter, two 16-bit timer registers (double-buffered), two 16-bit capture registers, two comparators, a capture input control, a timer flip-flop and its associated control circuit. Timer operation modes and the timer flip-flop are controlled by a register.




Figure 11-1 TMRBx Block Diagram

Page 357 2022/09/30

11.4 Registers TMPM369FDFG/XBG

11.4 Registers

11.4.1 Register list according to channel

The following table shows the register names and addresses of each channel.

Channel x	Base Address
Channel 0	0x400C_4000
Channel 1	0x400C_4100
Channel 2	0x400C_4200
Channel 3	0x400C_4300
Channel 4	0x400C_4400
Channel 5	0x400C_4500
Channel 6	0x400C_4600
Channel 7	0x400C_4700

Register name (x=0 to F)		Address (Base+)
Enable register	TBxEN	0x0000
RUN register	TBxRUN	0x0004
Control register	TBxCR	0x0008
Mode register	TBxMOD	0x000C
Flip-flop control register	TBxFFCR	0x0010
Status register	TBxST	0x0014
Interrupt mask register	TBxIM	0x0018
Up counter capture register	TBxUC	0x001C
Timer register 0	TBxRG0	0x0020
Timer register 1	TBxRG1	0x0024
Capture register 0	TBxCP0	0x0028
Capture register 1	TBxCP1	0x002C

Note: During timer operation, timer control register, timer mode register and timer Flip-Flop control register should not be modified. After stopping timer operation, they should be modified.



11.4.2 TBxEN (Enable register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset						10 - 0	9 - 0	- 0
	-	-	-	-	-	-	-	-
	- 0	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	TBEN	R/W	TMRBx operation 0: Disable
			1: Enable
			Specifies the TMRB operation. When the operation is disabled, no clock is supplied to the other registers in the TMRB module. This can reduce power consumption. (This disables reading from and writing to the other registers except TBxEN register.)
			To use the TMRB, enable the TMRB operation (set to "1") before programming each register in the TMRB module. If the TMRB operation is executed and then disabled, the settings will be maintained in each register.
6	TBEN	R/W	Clock operation during debug HALT
			0: Operation
			1: Stop
			When using debug tool, in case of operation mode transition to HALT mode, TMRB clock is operated or stopped by this bit.
5-0	_	R	Read as "0".

Page 359 2022/09/30

11.4 Registers TMPM369FDFG/XBG

11.4.3 TBxRUN (RUN register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	TBPRUN	-	TBRUN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as "0".
2	TBPRUN	R/W	Prescaler operation 0: Stop & clear 1: Count
1	_	R	Read as "0".
0	TBRUN	R/W	Count operation 0: Stop & clear 1: Count

Note: When the counter is stopped (<TBRUN>=0) and TBxUC<TBUC[15:0]> is read, the value which was captured when the counter was operated is read.



11.4.4 TBxCR (Control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TBWBF	-	TBSYNC	-	I2TB	TBINSEL	TRGSEL	CSSEL
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0"
7	TBWBF	R/W	Double buffer
			0: Disable
			1: Enable
6	_	R/W	Write as "0".
5	TBSYNC	R/W	Synchronous mode switching
			0: individual (unit of channel)
			1: synchronous
4	-	R	Read as "0".
3	I2TB	R/W	Operation at IDLE mode
			0: Stop
			1:Operation
2	TBINSEL	R/W	Select external input
			0: TBxIN
			1: Reserved
			This bit should be written to "0".
1	TRGSEL	R/W	Select external trigger
			0: Rising edge
			1: Falling edge
			Select the edge of the external trigger (Signal to TBxIN pin)
0	CSSEL	R/W	Select count start
			0: Soft start
			1: External trigger

Page 361 2022/09/30

11.4 Registers TMPM369FDFG/XBG

11.4.5 TBxMOD (Mode register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	TBCP	TBO	CPM	TBCLE		TBCLK	
After reset	0	1	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	-	R/W	Write as "0".
6	ТВСР	W	Capture control by software 0: Capture by software 1: Don't care When "0" is written, the capture register 0 (TBxCP0) takes count value. Read as "1".
5-4	TBCPM[1:0]	R/W	Capture timing 00: Disable 01: TBxIN↑ Takes count values into capture register 0 (TBxCP0) upon rising of TBxIN pin input. 10: TBxIN↑ TBxIN↓ Takes count values into capture register 0 (TBxCP0) upon rising of TBxIN pin input. Takes count values into capture register 1 (TBxCP1) upon falling of TBxIN pin input. 11: TBxOUT↑ TBxOUT↓ Takes count values into capture register 0 (TBnCP0) upon rising of 16-bit timer match output (TBxOUT) and into capture register 1 (TBnCP1) upon falling of TBxOUT. (x=7, n=0, 1, 2), (x=2, n=3, 4, 5), (x=5, n=6, 7), (TMRB0 to 2: TB7OUT, TMRB3 to 5: TB2OUT, TMRB6 to 7: TB5OUT)
2	TBCLE	R/W	Up-counter control 0: Disables clearing of the up-counter. 1: Enables clearing of the up-counter. Clears and controls the up-counter. When "0" is written, it disables clearing of the up-counter. When "1" is written, it clears up counter when there is a match with Timer Regsiter1 (TBxRG1).
1-0	TBCLK[1:0]	R/W	Selects the TMRBx source clock. 000: TBxIN pin input 001: φT1 010: φT4 011: φT16 100: φT32 101: φT64 110: φT128 111: φT256

Note: *TBCPM[1:0] > in TBxMOD (x=2, 5, 7) should not be set "11"



11.4.6 TBxFFCR (Flip-flop control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	TBC1T1	TBC0T1	TBE1T1	TBE0T1	TBF	F0C
After reset	1	1	0	0	0	0	1	1

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-6	-	R	Read as "1".
5	TBC1T1	R/W	TBxFF0 reverse trigger when the up-counter value is taken into the TBxCP1.
			0: Disable trigger
			1: Enable trigger
			By setting "1", the timer-flip-flop reverses when the up-counter value is taken into the Capture register 1 (TBxCP1).
4	TBC0T1	R/W	TBxFF0 reverse trigger when the up-counter value is taken into the TBxCP0.
			0: Disable trigger
			1: Enable trigger
			By setting "1", the timer-flip-flop reverses when the up-counter value is taken into the Capture register 0 (TBxCP0).
3	TBE1T1	R/W	TBxFF0 reverse trigger when the up-counter value is matched with TBxRG1.
			0: Disable trigger
			1: Enable trigger
			By setting "1", the timer-flip-flop reverses when the up-counter value is matched with the Timer register 1 (TBxRG1).
2	TBE0T1	R/W	TBxFF0 reverse trigger when the up-counter value is matched with TBxRG0.
			0: Disable trigger
			1: Enable trigger
			By setting "1", the timer-flip-flop reverses when an up-counter value is matched with the Timer register 0 (TBxRG0).
1-0	TBFF0C[1:0]	R/W	TBxFF0 control
			00: Invert
			Reverses the value of TBxFF0 (reverse by using software).
			01: Set
			Sets TBxFF0 to "1".
			10: Clear
			Clears TBxFF0 to "0".
			11: Don't care
			* This is always read as "11".

Page 363 2022/09/30

11.4 Registers TMPM369FDFG/XBG

11.4.7 TBxST (Status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	INTTBOF	INTTB1	INTTB0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as "0".
2	INTTBOF	R	Overflow flag 0:No overflow occurs 1:Overflow occurs When an up-counter is overflow, "1" is set.
1	INTTB1	R	Match flag (TBxRG1) 0:No detection of a mach 1:Detects a match with TBxRG1 When a match with the timer register 1 (TBxRG1) is detected, "1" is set.
0	INTTB0	R	Match flag (TBxRG0) 0:No match is detected 1:Detects a match with TBxRG0 When a match with the timer register 0 (TBxRG0) is detected, "1" is set.

Note 1: The factors only which is not masked by TBxIM output interrupt request to the CPU. Even if the mask setting is done, the flag is set.

Note 2: The flag is cleared by reading the TBxST register.To clear the flag, TBxST register should be read.

Note 3: Even if TBxIM setting is done, TBxST is set.



11.4.8 TBxIM (Interrupt mask register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 -	11 -	10 -	9	- 8
bit symbol After reset				- 0	- 0	- 0	9 - 0	- 0
	-	-	-	-	-	-	-	-
	-	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as "0".
2	TBIMOF	R/W	Overflow interrupt mask 0:Disable 1:Enable
1	TBIM1	R/W	Sets the up-counter overflow interrupt to disable or enable. Match interrupt mask (TBxRG1) 0:Disable 1:Enable Sets the match interrupt mask with the Timer register 1 (TBxRG1) to enable or disable.
0	ТВІМО	R/W	Match interrupt mask (TBxRG0) 0:Disable 1:Enable Sets the match interrupt mask with the Timer register 0 (TBxRG0) to enable or disable.

Note: Even if TBxIM setting is done, TBxST is set.

11.4 Registers TMPM369FDFG/XBG

11.4.9 TBxUC (Up counter capture register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-	-	ТВ	UC			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				ТВ	UC			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as "0".
15-0	TBUC[15:0]	R	Captures a value by reading up-counter out.
			If TBxUC is read, current up-counter value can be captured.

Note: When the counter is operated and TBxUC is read, the value of the up counter is captured and read.



11.4.10 TBxRG0 (Timer register 0)

	31	30	29	28	27	26	25	24		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol		-	-	TBI	RG0		-			
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		TBRG0								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	TBRG0[15:0]	R/W	Sets a value comparing to the up-counter.

11.4.11 TBxRG1 (Timer register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol			-	TBF	RG1			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				TBF	RG1			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	TBRG1[15:0]	R/W	Sets a value comparing to the up-counter.

Page 367 2022/09/30

11.4 Registers TMPM369FDFG/XBG

11.4.12 TBxCP0 (Capture register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				TB	CP0			
After reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol		-		TB	CP0		-	
After reset	Undefined							

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	TBCP0[15:0]	R	A value captured from the up-counter is read.

11.4.13 TBxCP1 (Capture register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				TBO	CP1			
After reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol				TBO	CP1			
After reset	Undefined							

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	TBCP1[15:0]	R	A value captured from the up-counter is read.



11.5 Description of Operations for Each Circuit

The channels operate in the same way, except for the differences in their specifications as shown in Table 11-1.

11.5.1 Prescaler

There is a 4-bit prescaler to generate the source clock for up-counter UC.

The prescaler input clock φT0 is fs, fperiph/1, fperiph/2, fperiph/4, fperiph/8, fperiph/16 or fperiph/32 selected by CGSYSCR<PRCK[2:0]> in the CG. The peripheral clock, fperiph, is either fgear, a clock selected by CGSYSCR<FPSEL> in the CG, or fc, which is a clock before it is divided by the clock gear.

The operation or the stoppage of a prescaler is set with TBxRUN<TBPRUN> where writing "1" starts counting and writing "0" clears and stops counting. Below tables show prescaler output clock resolutions.

Page 369 2022/09/30

Table 11-2 Prescaler Output Clock Resolutions (fc = 80MHz)

Select peripheral	Select gear clock	Select prescaler	Pres	scaler output clock fun	ction
clock CGSYSCR <fpsel></fpsel>	CGSYSCR <gear[2:0]></gear[2:0]>	clock CGSYSCR <prck[2:0]></prck[2:0]>	φΤ1	φΤ4	φΤ16
		000 (fperiph/1)	fc/2¹ (0.025 µs)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 µs)
		001 (fperiph/2)	fc/2² (0.05 µs)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)
	000 (6.)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)
	000 (fc)	011 (fperiph/8)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	fc/2² (0.05 µs)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 µs)
		001 (fperiph/2)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 µs)
	400 (5-10)	010 (fperiph/4)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)
	100 (fc/2)	011 (fperiph/8)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 μs)
		100 (fperiph/16)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		101 (fperiph/32)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
		000 (fperiph/1)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 µs)
		001 (fperiph/2)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)
0 (5)	101 (fc/4)	010 (fperiph/4)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
0 (fgear)		011 (fperiph/8)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		100 (fperiph/16)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 μs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/2 ⁸ (3.2µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)
		000 (fperiph/1)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)
		001 (fperiph/2)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
	440 (5-10)	010 (fperiph/4)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
	110 (fc/8)	011 (fperiph/8)	fc/2 ⁷ (1.6µs)	fc/2 ⁹ (6.4 μs)	fc/2 ¹¹ (25.6 µs)
		100 (fperiph/16)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)
		101 (fperiph/32)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102.4 µs)
		000 (fperiph/1)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 μs)
		001 (fperiph/2)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
	111 (fo/16)	010 (fperiph/4)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 μs)	fc/2 ¹¹ (25.6 µs)
	111 (fc/16)	011 (fperiph/8)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹² (51.2 µs)
		100 (fperiph/16)	fc/2 ⁹ (6.4 μs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102.4 µs)
		101 (fperiph/32)	fc/2 ¹⁰ (12.8µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹⁴ (204.8 µs)



Table 11-2 Prescaler Output Clock Resolutions (fc = 80MHz)

Select peripheral	Select gear clock	Select prescaler	Pres	scaler output clock fun	ction
clock CGSYSCR <fpsel></fpsel>	CGSYSCR <gear[2:0]></gear[2:0]>	clock CGSYSCR <prck[2:0]></prck[2:0]>	φΤ1	φΤ4	φΤ16
		000 (fperiph/1)	fc/2¹ (0.025 µs)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)
		001 (fperiph/2)	fc/2² (0.05 µs)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 μs)
	000 (5-)	010 (fperiph/4)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)
	000 (fc)	011 (fperiph/8)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 μs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 μs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	-	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)
		001 (fperiph/2)	fc/2² (0.05 μs)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 μs)
	100 (fo/2)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)
	100 (fc/2)	011 (fperiph/8)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 μs)	fc/28 (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 μs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	-	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)
	101 (fc/4)	001 (fperiph/2)	-	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 μs)
1 (fa)		010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 µs)
1 (fc)		011 (fperiph/8)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 μs)	fc/28 (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	-	1	fc/2 ⁵ (0.4 µs)
		001 (fperiph/2)	-	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 μs)
	110 (fo/8)	010 (fperiph/4)	-	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 µs)
	110 (fc/8)	011 (fperiph/8)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 μs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	-	1	fc/2 ⁵ (0.4 μs)
		001 (fperiph/2)	-	-	fc/2 ⁶ (0.8 µs)
	444 (fo/46)	010 (fperiph/4)	-	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)
	111 (fc/16)	011 (fperiph/8)	-	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)

Note 1: The prescaler output clock ϕTn must be selected so that ϕTn < fsys is satisfied (so that ϕTn is slower than fsys).

Note 2: Do not change the clock gear while the timer is operating.

Note 3: "." denotes a setting prohibited.

Page 371 2022/09/30

Table 11-3 Prescaler Output Clock Resolutions (fc = 80MHz)

Select peripheral	Select gear clock	Select prescaler		Prescaler outpu	ıt clock function	
clock CGSYSCR <fpsel0></fpsel0>	CGSYSCR <gear[2:0]></gear[2:0]>	clock CGSYSCR <prck[2:0]></prck[2:0]>	φΤ32	φΤ64	φT128	φΤ256
		000 (fperiph/1)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁸ (3.2 µs)	fc/2 ⁹ (6.4 µs)
		001 (fperiph/2)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 μs)
	000 (fa)	010 (fperiph/4)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 μs)
	000 (fc)	011 (fperiph/8)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)
		100 (fperiph/16)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)
		101 (fperiph/32)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)
		000 (fperiph/1)	fc/2 ⁷ (1.6 μs)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 μs)
		001 (fperiph/2)	fc/2 ⁸ (3.2 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)
	400 (5-10)	010 (fperiph/4)	fc/2 ⁹ (6.4 μs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)
	100 (fc/2)	011 (fperiph/8)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)
		100 (fperiph/16)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)
		101 (fperiph/32)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 µs)
		000 (fperiph/1)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)
		001 (fperiph/2)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)
0 (5)	101 (fc/4)	010 (fperiph/4)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)
0 (fgear)		011 (fperiph/8)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)
		100 (fperiph/16)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 µs)
		101 (fperiph/32)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 µs)	fc/2 ¹⁶ (819.2 µs)
		001 (fperiph/2)	fc/2 ⁹ (6.4 μs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)
		010 (fperiph/4)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)
	440 (5-10)	011 (fperiph/8)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)
	110 (fc/8)	100 (fperiph/16)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 µs)
		101 (fperiph/32)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 µs)	fc/2 ¹⁶ (819.2 µs)
		101 (fperiph/32)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 µs)	fc/2 ¹⁶ (819.2 μs)	fc/2 ¹⁷ (1638.4 µs)
		001 (fperiph/2)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)
		010 (fperiph/4)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)
	444 (5-140)	011 (fperiph/8)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 µs)
	111 (fc/16)	100 (fperiph/16)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 µs)	fc/2 ¹⁶ (819.2 µs)
		101 (fperiph/32)	fc/2 ¹⁴ (204.8 µs)	fc/2 ¹⁵ (409.6 μs)	fc/2 ¹⁶ (819.2 µs)	fc/2 ¹⁷ (1638.4 µs)
		101 (fperiph/32)	fc/2 ¹⁵ (405.6 μs)	fc/2 ¹⁶ (819.2 μs)	fc/2 ¹⁶ (1638.4 µs)	fc/2 ¹⁷ (3276.8 µs)



Table 11-3 Prescaler Output Clock Resolutions (fc = 80MHz)

Select peripheral	Select gear clock	Select prescaler	Prescaler output clock function						
clock CGSYSCR <fpsel0></fpsel0>	CGSYSCR <gear[2:0]></gear[2:0]>	clock CGSYSCR <prck[2:0]></prck[2:0]>	φΤ32	φΤ64	φT128	φΤ256			
		000 (fperiph/1)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ⁹ (6.4 µs)			
		001 (fperiph/2)	fc/2 ⁷ (1.6 μs)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)			
	000 (fa)	010 (fperiph/4)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)			
	000 (fc)	011 (fperiph/8)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)			
		100 (fperiph/16)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)			
		101 (fperiph/32)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)			
		000 (fperiph/1)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ⁹ (6.4 µs)			
		001 (fperiph/2)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)			
	100 (fo/2)	010 (fperiph/4)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)			
	100 (fc/2)	011 (fperiph/8)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)			
		100 (fperiph/16)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)			
		101 (fperiph/32)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)			
		000 (fperiph/1)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ⁹ (6.4 µs)			
		001 (fperiph/2)	fc/2 ⁷ (1.6 μs)	fc/2 ⁸ (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)			
1 (fo)	101 (fc/4)	010 (fperiph/4)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)			
1 (fc)	101 (10/4)	011 (fperiph/8)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)			
		100 (fperiph/16)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)			
		101 (fperiph/32)	fc/2 ¹¹ (25.6 μs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)			
		000 (fperiph/1)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁸ (3.2 µs)	fc/2 ⁹ (6.4 µs)			
		001 (fperiph/2)	fc/2 ⁷ (1.6 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 μs)			
	110 (fc/8)	010 (fperiph/4)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)			
	110 (16/6)	011 (fperiph/8)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)			
		100 (fperiph/16)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)			
		101 (fperiph/32)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹³ (102.4 µs)	fc/2 ¹⁴ (204.8 µs)			
		000 (fperiph/1)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁸ (3.2 µs)	fc/2 ⁹ (6.4 µs)			
		001 (fperiph/2)	fc/2 ⁷ (1.6 μs)	fc/2 ⁸ (3.2 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)			
	111 (fo/16)	010 (fperiph/4)	fc/2 ⁸ (3.2 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)			
	111 (fc/16)	011 (fperiph/8)	fc/2 ⁹ (6.4 μs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)			
		100 (fperiph/16)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 µs)			
		101 (fperiph/32)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹³ (102.4 μs)	fc/2 ¹⁴ (204.8 µs)			

Note 1: The prescaler output clock ϕTn must be selected so that ϕTn < fsys is satisfied (so that ϕTn is slower than fsys).

Note 2: Do not change the clock gear while the timer is operating.

Note 3: "." denotes a setting prohibited.

Page 373 2022/09/30

11.5.2 Up-counter (UC)

UC is a 16-bit binary counter.

· Source clock

UC source clock, specified by TBxMOD<TBCLK[2:0]>, can be selected from either three types - ϕ T1, ϕ T4, ϕ T16, ϕ T32, ϕ T64, ϕ T128 and ϕ T256 - of prescaler output clock or the external clock of the TBxIN pin.

Counter start / stop

Counter operation is specified by TBxRUN<TBRUN>. UC starts counting if <TBRUN> = "1", and stops counting and clears counter value if <TBRUN> = "0".

- · Timing to clear UC
 - 1. When a match is detected.

By setting TBxMOD<TBCLE> = "1", UC is cleared if when the comparator detects a match between counter value and the value set in TBxRG1. UC operates as a free-running counter if TBxMOD<TBCLE> = "0".

2. When UC stops

UC stops counting and clears counter value if TBxRUN<TBRUN> = "0".

· UC overflow

If UC overflow occurs, the INTTBx overflow interrupt is generated.

11.5.3 Timer registers (TBxRG0, TBxRG1)

TBxRG0 and TBxRG1 are registers for setting values to compare with up-counter values and two registers are built into each channel. If the comparator detects a match between a value set in this timer register and that in a UC up-counter, it outputs the match detection signal.

TBxRG0 and TBxRG1 are consisted of the double-buffered configuration which are paired with register buffers. The double buffering is disabled in the initial state.

Controlling double buffering disable or enable is specified by TBxCR<TBWBF> bit. If <TBWBF> = "0", the double buffering becomes disable. If <TBWBF> = "1", it becomes enable. When the double buffering is enabled, a data transfer from the register buffer to the timer register (TBxRG0/1) is done in the case that UC is matched with TBxRG1. When the counter is stopped even if double buffering is enabled, the double buffering operates as a single buffer, and an immediate data can be written to the TBxRG0 and TBxRG1.



11.5.4 Capture

This is a circuit that controls the timing of latching values from the UC up-counter into the TBxCP0 and TBxCP1 capture registers. The timing with which to latch data is specified by TBxMOD<TBCPM[1:0]>.

Software can also be used to import values from the UC up-counter into the capture register; specifically, UC values are taken into the TBxCP0 capture register each time "0" is written to TBxMOD<TBCP>.

11.5.5 Capture registers (TBxCP0, TBxCP1)

This register captures an up-counter (UC) value.

11.5.6 Up-counter capture register (TBxUC)

Other than the capturing functions shown above, the current count value of the UC can be captured by reading the TBxUC registers.

11.5.7 Comparators (CP0, CP1)

This register compares with the up-counter (UC) and the value setting of the Timer Register (TBxRG0 and TBxRG1) to detect whether there is a match or not. If a match is detected, INTTBx is generated.

11.5.8 Timer Flip-flop (TBxFF0)

The timer flip-flop (TBxFF0) is reversed by a match signal from the comparator and a latch signal to the capture registers. It can be enabled or disabled to reverse by setting the TBxFFCR<TBC1T1, TBC0T1, TBE1T1, TBE0T1>.

The value of TBxFF0 becomes undefined after a reset. The flip-flop can be reversed by writing "00" to TBxFFCR<TBFF0C[1:0]>. It can be set to "1" by writing "01," and can be cleared to "0" by writing "10."

The value of TBxFF0 can be output to the Timer output pin (TBxOUT). If the timer output is performed, the corresponding port settings must be programmed beforehand.

11.5.9 Capture interrupt (INTCAPx0, INTCAPx1)

Interrupts INTCAPx0 and INTCAPx1 can be generated at the timing of latching values from the UC up-counter into the TBxCP0 and TBxCP1 capture registers. The interrupt timing is specified by the CPU.

Page 375 2022/09/30

11.6 Description of Operations for Each Mode

11.6.1 16-bit interval Timer Mode

In the case of generating constant period interrupt, set the interval time to the Timer register (TBxRG1) to generate the INTTBx interrupt.

		7	6	5	4	3	2	1	0	
TBxEN	←	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Enables TMRBx operation.
TBxRUN	←	Χ	Χ	Χ	Χ	Χ	0	Χ	0	Stops count operation.
Interrupt Set-Enable Register	←	*	*	*	*	*	*	*	*	Permits INTTBx interrupt by setting corresponding bit to "1".
TBxFFCR	←	Χ	Χ	0	0	0	0	1	1	Disable to TBxFF0 reverse trigger
TBxMOD	←	Χ	1	0	0	1 (*	* ** = C	* 001 to	* 111)	Changes to prescaler output clock as input clock. Specifies capture function to disable.
TBxRG1	←	*	*	*	*	*	*	*	*	Specifies a time interval. (16 bits)
	←	*	*	*	*	*	*	*	*	
TBxRUN	←	*	*	*	*	*	1	Χ	1	Starts TMRBx.

Note:X; Don't care -; No change

11.6.2 16-bit Event Counter Mode

It is possible to make it the event counter by using an input clock as an external clock (TBxIN pin input).

The up-counter counts up on the rising edge of TBxIN pin input. It is possible to read the count value by capturing value using software and reading the captured value.

		7	6	5	4	3	2	1	0	
TBxEN	←	1	Χ	Χ	Χ	Χ	Χ	Χ	X	Enables TMRBx operation.
TBxRUN	←	Χ	Χ	Χ	Χ	Χ	0	Χ	0	Stops count TMRBx.
Set PORT registers.										Allocates corresponding port to TBxIN.
TBxFFCR	←	Χ	Χ	0	0	0	0	1	1	Disable to TBxFF0 reverse trigger.
TBxMOD	←	Χ	1	0	0	0	0	0	0	Changes to TBxIN as an input clock.
TBxRUN	←	*	*	*	*	*	1	Χ	1	Starts TMRBx.
TBxMOD	←	Χ	0	0	0	0	0	0	0	Software capture is done.

Note:X; Don't care -; No change



11.6.3 16-bit PPG (Programmable Pulse Generation) Output Mode

Square waves with any frequency and any duty (programmable square waves) can be output. The output pulse can be either low-active or high-active

Programmable square waves can be output from the TBxOUT pin by triggering the timer flip-flop (TBxFF) to reverse when the set value of the up-counter (UC) matches the set values of the timer registers (TBxRG0 and TBxRG1). Note that the set values of TBxRG0 and TBxRG1 must satisfy the following requirement:

Set value of TBxRG0 < Set value of TBxRG1




Figure 11-2 Example of Output of Programmable Pulse Generation (PPG)

In this mode, by enabling the double buffering of TBxRG0, the value of register buffer 0 is shifted into TBxRG0 when the set value of the up-counter matches the set value of TBxRG1. This facilitates handling of small duties.




Figure 11-3 Register Buffer Operation

Page 377 2022/09/30

The block diagram of this mode is shown below.




Figure 11-4 Block Diagram of 16-bit PPG Mode

Each register in the 16-bit PPG output mode must be programmed as listed below.

		7	6	5	4	3	2	1	0	
TBxEN	←	1	Χ	Χ	Χ	Χ	Χ	Χ	X	Enables TMRBx operation.
TBxRUN	←	Χ	Χ	Χ	Χ	Χ	0	Χ	0	Stops count operation.
TBxCR	←	0	0	-	Χ	-	Χ	Χ	X	Disable double buffering.
TBxRG0	←	*	*	*	*	*	*	*	*	Specifies a duty. (16 bits)
	←	*	*	*	*	*	*	*	*	
TBxRG1	←	*	*	*	*	*	*	*	*	Specifies a cycle. (16 bits)
	\leftarrow	*	*	*	*	*	*	*	*	
TBxCR	\leftarrow	1	0	Χ	0	0	0	0	0	Enables the TBxRG0 double buffering.
										(Changes the duty / cycle when the INTTBx interrupt is generated)
TBxFFCR	←	X	Х	0	0	1	1	1	0	Specifies to trigger TBxFF0 to reverse when a match with TBxRG0 or TBxRG1 is detected, and sets the initial value of TBxFF0 to "0".
TBxMOD	←	Х	1	0	0	1 (*	* ** = (* 001 to	* 111)	Designates the prescaler output clock as the input clock, and disables the capture function.
Set PORT reg	jisters	S.								Allocates corresponding port to TBxOUT.
TBxRUN	←	*	*	*	*	*	1	Х	1	Starts TMRBx.

Note 1: m; corresponding bit of port

Note 2: X; Don't care -; No change

11.6.4 Timer synchronous mode

This mode enables the timers to start synchronously.



If the mode is used with PPG output, the output can be applied to drive a motor.

TMRB is consisted of pairs of 4-channel TMRB. If one channel starts, remaining 3 channels can be start synchronously. In the TMPM369FDFG/XBG, the following combinations allow to use.

Start trigger channel	Synchronous operation channel
(Master channel)	(Slave channel)
TMRB0	TMRB1, TMRB2, TMRB3
TMRB4	TMRB5, TMRB6, TMRB7

Use of the timer synchronous mode is specified in TBxCR<TBSYNC> bit.

- <TBSYNC> = "0" : Timer operates individually.
- <TBSYNC> = "1" : Timers operates synchronously.

Set "0" to the <TBSYNC> bit in the master channel.

If <TBSYNC>= "1" is set in the slave channel, the start timing is synchronized with master channel start timing. Setting of start timing for TBxRUN<TBPRUN, TBRUN> bit in the slave channel is not required.

- Note 1: Except timer synchronous mode, TBxCR<TBSYNC> should be cleared to "0". In case of setting timer synchronous mode, other channels are waiting start until they are started by TMRB0 or TMRB4.
- Note 2: <TBSYNC> bit of TMRB0 and TMRB4 which are the trigger of timer start is always clear to "0".

11.6.5 External trigger count start mode

A timer can be started by an external signal when using external trigger count start mode.

Select count start by TBxCR<CSSEL>.

- <CSSEL>="0": A timer is operated with each timing.
- <CSSEL>="1": A timer is started by an external signal.

The edge of trigger is selected by TBxCR<TRGSEL>.

- <TRGSEL>="0": Select a rising edge of TBxIN input.
- <TRGSEL>="1": Select a falling edge of TBxIN input.

In case of setting timer synchronous mode, it has higher priority than this mode.

11.7 Applications using the Capture Function

The capture function can be used to develop many applications, including those described below:

- 1. One-shot pulse output triggered by an external pulse
- 2. Frequency measurement
- 3. Pulse width measurement

11.7.1 One-shot pulse output triggered by an external pulse

One-shot pulse output triggered by an external pulse is carried out as follows:

The 16-bit up-counter is made to count up by putting it in a free-running state using the prescaler output clock. An external pulse is input through the TBxIN0 pin. A trigger is generated at the rising of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxCP0).

The CPU must be programmed so that an interrupt INTCAPx0 is generated at the rising of an external trigger pulse. This interrupt is used to set the timer registers (TBxRG0) to the sum of the TBxCP0 value (c) and the delay time (d), (c + d), and set the timer registers (TBxRG1) to the sum of the TBxRG0 values and the pulse width (p) of one-shot pulse, (c + d + p). TBxRG1 change must be completed before the next match.

In addition, the timer flip-flop control registers(TBxFFCR<TBE1T1, TBE0T1>) must be set to "11". This enables triggering the timer flip-flop (TBxFF0) to reverse when UC matches TBxRG0 and TBxRG1. This trigger is disabled by the INTTBx interrupt after a one-shot pulse is output.

Symbols (c), (d) and (p) used in the text correspond to symbols c, d and p in "Figure 11-5 One-shot Pulse Output (With Delay)".




Figure 11-5 One-shot Pulse Output (With Delay)



The followings show the settings in the case that 2 ms width one-shot pulse is output after 3ms by triggering TBxIN input at the rising edge. (ϕ T1 is selected for counting.)

			7	6	5	4	3	2	1	0	
[Main processing	ng] Capture s	settir	ng by	TBxII	۷0						
Set PORT regis	sters.										Allocates corresponding port to TBxIN0.
TBxEN		←	1	Χ	Χ	Χ	Χ	Χ	Χ	X	Enables TMRBx operation.
TBxRUN		←	Χ	Χ	Χ	Χ	Χ	0	Χ	0	Stops count operation.
TBxMOD		←	Х	1	0	1	0	0	0	1	Changes source clock to $\phi T1$. Fetches a count value into the TBxCP0 at the rising edge of TBxIN0.
TBxFFCR		←	Χ	Χ	0	0	0	0	1	0	Clears TBxFF0 reverse trigger and disables.
Set PORT regis	sters.										Allocates corresponding port to TBxOUT.
Interrupt S Register	et-Enable	←	*	*	*	*	*	*	*	*	Permits to generate interrupts specified by INTCAPx0 interrupt corresponding bit by setting to "1".
TBxRUN		\leftarrow	*	*	*	*	*	1	Χ	1	Starts the TMRBx module.
[Processing of	INTCAPx0 ir	nterru	upt se	ervice	routir	ne] Pu	ulse o	utput	settir	ng	
TBxRG0		←	*	*	*	*	*	*	*	*	Sets count value. (16bit) (TBxCAP0 + 3ms/φT1)
		←	*	*	*	*	*	*	*	*	
TBxRG1		←	*	*	*	*	*	*	*	*	Sets count value.(16bit) (TBxCAP0 + (3+2)ms/φT1)
		\leftarrow	*	*	*	*	*	*	*	*	
TBxFFCR		←	X	Χ	-	-	1	1	-	-	Reverses TBxFF0 if UC consistent with TBxRG0 and TBxRG1.
TBxIM		←	Χ	Χ	Χ	Χ	Χ	1	0	1	Masks except TBxRG1 correspondence interrupt.
Interrupt S Register	et-Enable	←	*	*	*	*	*	*	*	*	Permits to generate interrupt specified by INTTBx interrupt corresponding bit setting to "1".
[Processing of	INTTBx inter	rrupt	servi	ce rou	utine]	Outp	ut dis	able			
TBxFFCR		←	Χ	Χ	-	-	0	0	-	-	Clears TBxFF0 reverse trigger setting.
Interrupt e register	nable clear	←	*	*	*	*	*	*	*	*	Prohibits interrupts specified by INTTBx interrupt corresponding bit by setting to "1".

Note 1: m; corresponding bit of port

Note 2: X; Don't care -; No change

If a delay is not required, TBxFF0 is reversed when data is taken into TBxCP0, and TBxRG1 is set to the sum of the TBxCP0 value (c) and the one-shot pulse width (p), (c + p), by generating the INTCAPx0 interrupt. TBxRG1 change must be completed before the next match.

TBxFF0 is enabled to reverse when UC matches with TBxRG1, and is disabled by generating the INTTBx interrupt.




Figure 11-6 One-shot Pulse Output Triggered by an External Pulse (Without Delay)

Page 381 2022/09/30

11.7.2 Frequency measurement

The frequency of an external clock can be measured by using the capture function.

To measure frequency, another 16-bit timer is used in combination with the 16-bit event counter mode. As an example, we explain with TMRB1 and TMRB0. TB0OUT of the 16-bit timer TMRB0 is used to specify the measurement time.

TMRB1 count clock selects TB1IN input and performs count operation by using external clock input. If TB1MOD<TBCPM[1:0]> is set "11", TMRB1 count clock takes the counter value into the TB1CP0 at the rising edge of TB0OUT and takes the counter value into TB1CP1 at the falling edge of TB0OUT.

This setting allows a count value of the 16-bit up-counter UC to be taken into the capture register (TB1CP0) upon rising of a timer flip-flop output (TB0OUT) of the 16-bit timer (TMRB0), and an UC counter value to be taken into the capture register (TB1CP1) upon falling of TB0OUT of the 16-bit timer (TMRB0).

A frequency is then obtained from the difference between TB1CP0 and TB1CP1 based on the measurement, by generating the INTTB0 16-bit timer interrupt.

For example, if the difference between TB1CP0 and TB1CP1 is 100 and the level width setting value of TB0OUT is 0.5 s, the frequency is 200 Hz ($100 \div 0.5 \text{ s} = 200 \text{ Hz}$).




Figure 11-7 Frequency Measurement

11.7.3 Pulse width measurement

By using the capture function, the "High" level width of an external pulse can be measured. Specifically, by putting it in a free-running state using the prescaler output clock, an external pulse is input through the TBxIN pin and the up-counter (UC) is made to count up. A trigger is generated at each rising and falling edge of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxCP0, TBxCP1). The CPU must be programmed so that INTCAPx1 is generated at the falling edge of an external pulse input through the TBxIN0 pin.

The "High" level pulse width can be calculated by multiplying the difference between TBxCP0 and TBxCP1 by the clock cycle of an internal clock.

For example, if the difference between TBxCP0 and TBxCP1 is 100 and the cycle of the prescaler output clock is 0.5 μ s, the pulse width is 100 \times 0.5 μ s = 50 μ s.

Caution must be exercised when measuring pulse widths exceeding the UC maximum count time which is dependant upon the source clock used. The measurement of such pulse widths must be made using software.



The "Low" level width of an external pulse can also be measured. In such cases, the difference between C2 generated the first time and C1 generated the second time is initially obtained by performing the second stage of INTCAPx0 interrupt processing as shown in "Figure 11-8 Pulse Width Measurement" and this difference is multiplied by the cycle of the prescaler output clock to obtain the "Low" level width.




Figure 11-8 Pulse Width Measurement

Page 383 2022/09/30

11. 16-bit Timer / Event Counters (TMRB)

11.7 Applications using the Capture Function

TMPM369FDFG/XBG



12. Serial Channel (SIO/UART)

12.1 Overview

This device has two modes for the serial channel, one is the synchronous communication mode (I/O interface mode), and the other is the asynchronous communication mode (UART mode).

Their features are described as follows.

- · Transfer Clock
 - Generate the transfer clock by dividing the peripheral clock (ϕ T0) frequency into 1/2, 1/8, 1/32, 1/128.
 - The prescaler output clock frequency can be divided by each of the numbers from 1 to 16.
 - The prescaler output frequency can be divided by each of the numbers from 1, N+m/16 (N=2 to 15, m=1 to 15), and 16. (only UART mode)
 - The system clock is usable. (only UART mode)
- · Double buffer / FIFO

The double buffer function and the FIFO buffers (total of transmit and receive) can be used up to 4bytes.

- · I/O Interface mode
 - Transfer Mode : the half duplex (transmit / receive) and the full duplex
 - Clock : Output (fixed rising edge) / Input (selectable rising / falling edge)
 - A time interval can be set within a range where continuous transmission is performed.
- · UART Mode
 - Data length: 7, 8, 9 bits
 - Add parity bit (to be against 9 bits data length)
 - Serial links to use wake-up function
 - Handshaking function with CTS pin

In the following explanation, "x" represents channel number.

12.2 Difference in the Specification of SIO / UART Modules

TMPM369FDFG has 4 channels.

Each channel function is not depended. The pins and interrupts for each channel are assigned as follows.

Table 12-1 Differences for each channels of SIO / UART Modules

		Pin name		Inter	rrupt			
	TXD	RXD CTS / SCLK		Receive interrupt	Transmit interrupt	Timer for serial clock	DMA	
channel 0	PE2	PE1	PE3	INTRX0	INTTX0	TB4OUT	support	
channel 1	PE5	PE6	PE4	INTRX1	INTTX1	TB4OUT	support	
channel 2	PL2	PL1	PL3	INTRX2	INTTX2	TB7OUT	support	
channel 3	PB0	PB1	PA7	INTRX3	INTTX3	TB7OUT	support	

Page 385 2022/09/30

12.3 Configuration TMPM369FDFG/XBG

12.3 Configuration

Figure 12-1 shows SIO / UART block diagram.




Figure 12-1 SIO / UART Block Diagram



12.4 Registers Description

12.4.1 Registers List in Each Channel

The below table shows registers and addresses for each register.

Channel x	Base Address
Channel0	0x400E_1000
Channel1	0x400E_1100
Channel2	0x400E_1200
Channel3	0x400E_1300

Register name (x=0 to	3)	Address (Base+)
Enable register	SCxEN	0x0000
Buffer register	SCxBUF	0x0004
Control register	SCxCR	0x0008
Mode control register 0	SCxMOD0	0x000C
Baud rate generator control register	SCxBRCR	0x0010
Baud rate generator control register 2	SCxBRADD	0x0014
Mode control register 1	SCxMOD1	0x0018
Mode control register 2	SCxMOD2	0x001C
Receive FIFO configuration register	SCxRFC	0x0020
Transmit FIFO configuration register	SCxTFC	0x0024
Receive FIFO status register	SCxRST	0x0028
Transmit FIFO status register	SCxTST	0x002C
FIFO configuration register	SCxFCNF	0x0030

Page 387 2022/09/30

12.4.2 SCxEN (Enable Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	SIOE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	_	R	Read as "0".
0	SIOE	R/W	SIO/UART operation
			0: disable
			1: Operation
			Specifies the SIO/UART operation.
			To use the SIO/UART, set <sioe> = "1".</sioe>
			When the operation is disabled, no clock is supplied to the other registers in the SIO/UART module. This can reduce the power consumption.
			If the SIO/UART operation is executed and then disabled, the settings will be maintained in each register except for SCxTFC <til>.</til>

Note:In case that SCxEN<SIOE>="0" (Stop SIO/UART operation) or the operation mode is changed to IDLE mode with SCxMOD<I2SC>="0" (Stop SIO/UART operation in IDLE mode), SCxTFC is initialized again.



12.4.3 SCxBUF (Buffer Register)

SCxBUF works as a transmit buffer or FIFO for write operation and as a receive buffer or FIFO for read operation.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		TB / RB						
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7-0	TB[7:0] / RB [7:0]	R/W	[write] TB :Transmit buffer / FIFO [read] RB : Receive buffer / FIFO

Page 389 2022/09/30

12.4.4 SCxCR (Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7	RB8	R	Receive data bit 8 (for UART mode) 9th bit of the received data in the 9 bits UART mode.
6	EVEN	R/W	Parity (for UART mode) 0: Odd 1: Even Selects even or odd parity. "0" :odd parity, "1" : even parity The parity bit can be used only in the 7-bit or 8-bit UART mode.
5	PE	R/W	Adding parity (for UART mode) 0: Disabled 1: Enabled Controls enabling / disabling parity The parity bit can be used only in the 7-bit or 8-bit UART mode.
4	OERR	R	Overrun error flag (Note) 0: Normal operation 1: Error
3	PERR	R	Parity / Underrun error flag (Note) 0: Normal operation 1: Error
2	FERR	R	Framing error flag (Note) 0: Normal operation 1: Error
1	SCLKS	R/W	Selecting input clock edge (for I/O Interface mode) Set to "0" in the clock output mode. 0:Data in the transmit buffer is sent to TXDx pin one bit at a time on the falling edge of SCLKx. Data from RXDx pin is received in the receive buffer one bit at a time on the rising edge of SCLKx. In this case, the SCLKx starts from high level. 1:Data in the transmit buffer is sent to TXDx pin one bit at a time on the rising edge of SCLKx. Data from RXDx pin is received in the receive buffer one bit at a time on the falling edge of SCLKx. In this case, the SCLKx starts from low level.
0	IOC	R/W	Selecting clock (for I/O Interface) 0: Baud rate generator 1: SCLK pin input

Note:<OERR>, <PERR> and <FERR> are cleared to "0" when they are read.



12.4.5 SCxMOD0 (Mode Control Register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TB8	CTSE	RXE	WU	S	М	S	С
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	TB8	R/W	Transmit data bit 8 (For UART mode)
			Writes the 9th bit of transmit data in the 9 bits UART mode.
6	CTSE	R/W	Handshake function control (For UART mode)
			0: CTS disabled
			1: CTS enabled
			Controls handshake function.
			Setting "1" enables handshake function using CTSx pin.
5	RXE	R/W	Receive control (Note1) (Note2)
			0: Disabled
			1: Enabled
4	WU	R/W	Wake-up function (For UART mode)
			0: Disabled
			1: Enabled
			This function is available only at 9-bit UART mode. In other mode, this function has no meaning.
			When it is set to be enabled, Interrupt occurs only when <rb8> = "1" at 9-bit in the UART mode.</rb8>
3-2	SM[1:0]	R/W	Specifies transfer mode.
			00: I/O interface mode
			01: 7-bit length UART mode
			10: 8-bit length UART mode
			11: 9-bit length UART mode
1-0	SC[1:0]	R/W	Serial transfer clock (For UART mode)
			00: Timer TBxOUT Refer to Table 12-1.
			01: Baud rate generator
			10: Internal clock fsys
			11: External clock (SCLK input)
			(As for the I/O interface mode, the serial transfer clock can be set in the control register (SCxCR).

Note 1: Specify all register first and then enable the <RXE> bit.

Note 2: Do not clear SCxMOD0<RXE> when data is being received.

12.4.6 SCxMOD1 (Mode Control Register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	I2SC	FD	PX	TXE		SINT	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	I2SC	R/W	IDLE 0: Stop 1: Operate Specifies the IDLE mode operation.
6-5	FDPX[1:0]	R/W	Transfer mode setting 00: Transfer prohibited 01: Half duplex (Receive) 10: Half duplex (Transmit) 11: Full duplex Configures the transfer mode in the I/O interface mode. Also configures the FIFO if it is enabled. In the UART mode, it is used only to specify the FIFO configuration.
4	TXE	R/W	Transmit control (Note1) (Note2) 0: Disabled 1: Enabled This bit enables transmission and is valid for all the transfer modes.
3-1	SINT[2:0]	R/W	Interval time of continuous transmission (For I/O interface mode) 000: None 001: 1SCLK 010: 2SCLK 011: 4SCLK 100: 8SCLK 101: 16SCLK 101: 16SCLK 111: 64SCLK This parameter is valid only for the I/O interface mode when SCLK pin output is selected. In other modes, this function has no meaning. Specifies the interval time of continuous transmission when double buffering or FIFO is enabled in the I/O interface mode.
0	-	R/W	Write to "0".

Note 1: Specify all register first and then enable the <TXE> bit.

Note 2: Do not stop the transmit operation (by setting <TXE> = "0") when data is being transmitted.

Note 3: In case that SCxEN<SIOE>="0" (Stop SIO/UART operation) or the operation mode is changed to IDLE mode with SCxMOD<I2SC>="0" (Stop SIO/UART operation in IDLE mode), SCxTFC is initialized again.



12.4.7 SCxMOD2 (Mode Control Register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TBEMP	RBFLL	TXRUN	SBLEN	DRCHG	WBUF	SW	RST
After reset	1	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре				Function		
31-8	-	R	Rea	d as "0".				
7	ТВЕМР	R	Trar	nsmit buffer empt	y flag.			
			0: F	ull				
			1: E	mpty				
			If do	ouble buffering is	disabled, this flag	is insignificant.		
				This flag shows that the transmit double buffers are empty. When data in the transmit double buffers is moved to the transmit shift register and the double buffers are empty, this bit is set to "1".				
				Writing data again to the double buffers sets this bit to "0".				
6	RBFLL	R	Rec	Receive buffer full flag.				
			0: E	mpty				
			1: F	ull				
			1	•	disabled, this flag	•		
				ū		double buffers are full.		
						and received data is moved from the receive shi o "1" while reading this bit changes it to "0".	ft register to the re-	
5	TXRUN	R	In transmission flag					
			1	0: Stop				
			1	perate				
				ū		ransmission is in progress.		
			^ ^			the following status.	1	
				<txrun></txrun>	<tbemp></tbemp>	Status	-	
				1	1	Transmission in progress Transmission completed	1	
				0	0	Wait state with data in transmit buffer.	-	
4	SBLEN	R/W	STO	P bit (For UART	mode)		· ·	
			0: 1	-bit				
			1: 2	-bit				
			1	•	•	n stop bit in the UART mode.		
			On	the receive side,	the decision is ma	de using only a single bit regardless of the <sbl< td=""><td>EN> setting.</td></sbl<>	EN> setting.	
3	DRCHG	R/W		ing transfer direct	tion			
			1	SB first				
			1	ISB first	a of data transfer	in the I/O interface mode.		
			1 '		et this bit to LSB			
2	WBUF	R/W	1	ble buffer	St till bit to LOD			
			1	isabled				
			1: E	nabled				
			inpu			transmit / receive double buffers to transmit (in buffers to transmit (in buffers) data in the I/O interface mode and to		
			Whe	en receiving data	in the I/O interfac or "1" is set to <v< td=""><td>e mode (SCLK input) and UART mode, double bu</td><td>uffering is enabled</td></v<>	e mode (SCLK input) and UART mode, double bu	uffering is enabled	

Page 393 2022/09/30

12.4 Registers Description TMPM369FDFG/XBG

Bit	Bit Symbol	Туре	Function					
1-0	SWRST[1:0]	R/W	Software reset Overwriting "01" in place of "10" generates a software reset. When this software reset is executed, the following bits are initialized and the transmit/receive circuit and the FIFO become initial state (see Note1 and Note2).					
			Register	Bit				
			SCxMOD0	<rxe></rxe>				
			SCxMOD1	SCxMOD1 <txe></txe>				
			SCxMOD2	SCxMOD2 <tbemp>, <rbfll>, <txrun></txrun></rbfll></tbemp>				
			SCxCR	<oerr>, <perr>, <ferr></ferr></perr></oerr>				

Note 1: While data transmission is in progress, any software reset operation must be executed twice in succession.

Note 2: A software reset requires 2 clocks-duration at the time between the end of recognition and the start of execution of software reset instruction.



12.4.8 SCxBRCR (Baud Rate Generator Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset						10 - 0	-	-
	-	-	-	-	-	-	-	-
	- 0	- 0	- 0 5	- 0	- 0	- 0 2	-	- 0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7	-	R/W	Write to "0".
6	BRADDE	R/W	N + (16 - K)/16 divider function (For UART mode) 0: Disabled 1: Enabled This division function can only be used in the UART mode.
5-4	BRCK[1:0]	R/W	Select input clock to the baud rate generator. 00: φT1 01: φT4 10: φT16 11: φT64
3-0	BRS[3:0]	R/W	Division ratio "N" (note1)(note2) 0000: 16 0001: 1 0010: 2 : 1111: 15

Note 1: As a division ratio, 1 ("0001") or 16 ("0000") can not be applied to N when using the "N + (16 - K)/16" division function in the UART mode.

Note 2: The division ratio "1" of the baud rate generator can be specified only when the double buffering is used in the I/O interface mode.

Page 395 2022/09/30

12.4.9 SCxBRADD (Baud Rate Generator Control Register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset					11 - 0		9 - 0	
	-	-	-	-	-	-	-	-
	-	- 0	- 0	- 0	- 0	- 0 2	-	- 0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as "0".
3-0	BRK[3:0]	R/W	Specify K for "N + (16 - K)/16" division (For UART mode)
			0000: Prohibited
			0001: K = 1
			0010: K = 2
			:
			1111: K = 15

Table 12-2 lists the setting of baud rate generator division ratio.

Table 12-2 Setting division ratio

	<bradde> = "0"</bradde>	<bradde> = "1" (Note1) (Only UART mode)</bradde>
<brs></brs>	N" (Note2) (Note3)	
<brk></brk>	No setting required	Specify "K" (Note4)
Division ratio	Divide by N	$N + \frac{(16 - K)}{16}$ division

Note 1: To use the "N + (16 - K)/16" division function, be sure to set <BRADDE> to "1" after setting the K value to <BRK>. The "N + (16 - K)/16" division function can only be used in the UART mode.

Note 2: Specifying "K = 0" is prohibited.



12.4.10 SCxFCNF (FIFO Configuration Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	RFST	TFIE	RFIE	RXTXCNT	CNFG
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function				
31-8	-	R	Read as "0".				
7-5	-	R/W	Be sure to write "000".				
4	RFST	R/W	Bytes used in Receive FIFO				
			0: Maximum				
			1: Same as FILL level of Receive FIFO				
			When Receive FIFO is enabled, the number of Receive FIF	O bytes to be used is selected (Note1)			
			0: The maximum number of bytes of the FIFO configured (s	,			
			1: Same as the fill level for receive interrupt generation spec	cified by SCxRFC <ril[1:0]></ril[1:0]>			
3	TFIE	R/W	Transmit interrupt for Transmit FIFO				
			0:Disabled				
			1:Enabled	blad or disabled by this parameter			
	DELE	D.0.4	When Transmit FIFO is enabled, transmit interrupts are ena	bled of disabled by this parameter.			
2	RFIE	R/W	Receive interrupt for Receive FIFO 0:Disabled				
			1:Enabled				
			When Receive FIFO is enabled, receive interrupts are enab	led or disabled by this parameter.			
1	RXTXCNT	R/W	Automatic disable of SCxMOD0 <rxe> / SCxMOD1<txe></txe></rxe>				
			0: None				
			1: Auto disabled				
			Controls automatic disabling of transmission and reception.				
			Setting "1" enables to operate as follows				
			Half duplex Receive SCxMOD0 <rxe> is automatically set</rxe>	ve buffer and the Receive FIFO are filled, to "0" to inhibit further reception.			
				buffer and the transmit shift register is empset to "0" to inhibit further transmission.			
			Full duplex When either of the above two condition by set to "0" to inhibit further transmission.	ons is satisfied, TXE/RXE are automatical- sion and reception.			
0	CNFG	R/W	Enables FIFO				
			0: Disabled				
			1: Enabled				
			Enabled bit for FIFO. (note2)				
			If <cnfg> is set to "1", the SCxMOD1 <fdpx[1:0]> setting</fdpx[1:0]></cnfg>	automatically configures FIFO as follows:			
			Half duplex Re- ceive Receive FIFO 4 bytes				
İ			Half duplex Transmit FIFO 4 bytes Transmit				
			Full duplex Receive FIFO 2 bytes + Transmit FIFO 2 bytes				

Page 397 2022/09/30

12.4 Registers Description TMPM369FDFG/XBG

Note 1: Regarding Transmit FIFO, the maximum number of bytes (Refer to <CNFG>) being configured is always available. The available number of bytes is the bytes already written to the Transmit FIFO.

Note 2: The FIFO can not use in 9bit UART mode.



12.4.11 SCxRFC (Receive FIFO Configuration Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	•	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RFCS	RFIS	-	-	-	-	RIL	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре		Function					
31-8	_	R	Read as "0"	Read as "0".					
7	RFCS	W	1: Clear When SCxF	teceive FIFO clear (Note1) : Clear When SCxRFC <rfcs> is set to "1", the receive FIFO is cleared and SCxRST<rlvl> is "000". And also he read pointer is initialized.</rlvl></rfcs>					
6	RFIS	R/W	0: When FII [1:0]>	1: When FIFO fill level (SCxRST <rlvl[2:0]>) ≥ Receive FIFO fill level to generate receive interrupt <ril< td=""></ril<></rlvl[2:0]>					
5-2	_	R	Read as "0"	'.					
1-0	RIL[1:0]	R/W	00 01 10	Half duplex 4 bytes 1 byte 2 bytes 3 bytes	Full duplex 2 bytes 1 byte 2 bytes 1 bytes 1 bytes	rupts			

Note: To use Transmit/Receive FIFO buffer, Transmit / Receive FIFO must be cleared after setting the SIO/ UART transfer mode (half duplex / full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").

Page 399 2022/09/30

12.4.12 SCxTFC (Transmit FIFO Configuration Register) (Note2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TFCS	TFIS	-	-	-	-	TIL	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре		Function						
31-8	-	R	Read as "0"	Read as "0".						
7	TFCS	W	1: Clear							
				/hen SCxTST <tfcs> is set to "1", the transmit FIFO is cleared and SCxTST<tlvl> is "000". And also e write pointer is initialized.</tlvl></tfcs>						
6	TFIS	R/W	0: When FIF	Select interrupt generation condition 0: When FIFO fill level (SCxTST <tlvl[2:0]>) = Transmit FIFO fill level to generate transmit interrupt <til< td=""></til<></tlvl[2:0]>						
			1	[1:0]> 1: When FIFO fill level (SCxTST <tlvl[2:0]>) ≤ Transmit FIFO fill level to generate transmit interrupt <til [1:0]=""></til></tlvl[2:0]>						
5-2	T-	R	Read as "0"							
1-0	TIL[1:0]	R/W	Transmit FIF	O fill level which	transmit interrupt i	is occurred.				
				Half duplex	Full duplex					
			00	Empty	Empty					
			01	1 byte	1 byte					
			10	2 bytes	Empty					
			11	3 bytes	1 byte					

Note 1: To use Transmit/Receive FIFO buffer, Transmit/Receive FIFO must be cleared after setting the SIO/UART transfer mode (half duplex/full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").

Note 2: In case that SCxEN<SIOE>="0" (Stop SIO/UART operation) or the operation mode is changed to IDLE mode with SCxMOD<I2SC>="0" (Stop SIO/UART operation in IDLE mode), SCxTFC is initialized again.



12.4.13 SCxRST (Receive FIFO Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	ROR	-	-	-	-	RLVL		
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7	ROR	R	Receive FIFO Overrun (Note) 0: Not generated 1: Generated
6-3	_	R	Read as "0".
2-0	RLVL[2:0]	R	Status of Receive FIFO fill level 000: Empty 001: 1 byte 010: 2 bytes 011: 3 bytes 100: 4 bytes

Note:<ROR> is cleared to "0" when receive data is read from the SCxBUF register.

12.4 Registers Description TMPM369FDFG/XBG

12.4.14 SCxTST (Transmit FIFO Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TUR	-	-	-	-	TLVL		
After reset	1	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as "0".
7	TUR	R	Transmit FIFO Under run (Note) 0: Not generated 1: Generated
6-3	_	R	Read as "0".
2-0	TLVL[2:0]	R	Status of Transmit FIFO level 000: Empty 001: 1 byte 010: 2 byte 011: 3 byte 100: 4 byte

 $\label{eq:Note:TUR} \mbox{Note:} \mbox{<} \mbox{TUR>} \mbox{ is cleared to "0" when transmit data is written to the SCxBUF register.}$



12.5 Operation in Each Mode

Table 12-3 shows the modes and data format.

Table 12-3 Mode and Data format

Mode	Mode type	Data length	Data length Transfer direction w		STOP bit length (Transmit)	
Mode 0	Synchronous communication mode (IO interface mode)	8 bit	LSB first / MSB first	-	-	
Mode 1	Asynchronous communication	7 bit		0		
Mode 2	mode	8 bit	LSB first	0	1 bit or 2 bits	
Mode 3	(UART mode)	9bit		×		

Mode 0 is synchronous communication and can be used to extend I/O. This mode transmits and receives data in synchronization with SCLK. SCLK can be used for both input and output.

The direction of data transfer can be selected from LSB first and MSB first. This mode is not allowed either to add a parity or STOP bits.

The mode 1, mode 2 and mode 3 are asynchronous modes and the transfer direction is fixed to the LSB first.

Parity bits can be added in the mode 1 and mode 2. The mode 3 has a wake-up function in which the master controller can start up slave controllers via the serial link (multi-controller system).

STOP bit in transmission can be selected from 1 bit and 2 bits. The STOP bit length in reception is fixed to a one bit.

12.6 Data Format TMPM369FDFG/XBG

12.6 Data Format

12.6.1 Data Format List

Figure 12-2 shows data format.




Figure 12-2 Data Format



12.6.2 Parity Control

The parity bit can be added only in the 7- or 8-bit UART mode.

Setting "1" to SCxCR<PE> enables the parity.

The SCxCR<EVEN> selects either even or odd parity.

12.6.2.1 Transmission

Upon data transmission, the parity control circuit automatically generates the parity with the data in the transmit buffer.

After data transmission is complete, the parity bit will be stored in SCxBUF<TB7> in the 7-bit UART mode SCxMOD0<TB8> in the 8-bit UART mode.

The <PE> and <EVEN> settings must be completed before data is written to the transmit buffer.

12.6.2.2 Receiving Data

If the received data is moved from the receive shift register to the receive buffer, a parity is generated.

In the 7-bit UART mode, the generated parity is compared with the parity stored in SCxBUF<RB7>, while in the 8-bit UART mode, it is compared with the one in SCxCR<RB8>.

If there is any difference, a parity error occurs and the <PERR> of the SCxCR register is set to "1".

In use of the FIFO, <PERR> indicates that a parity error was generated in one of the received data.

12.6.3 STOP Bit Length

The length of the STOP bit in the UART transmission mode can be selected from one bit or two bits by setting the SCxMOD2<SBLEN>. The length of the STOP bit data is determined as one-bit when it is received regardless of the setting of this bit.

Page 405 2022/09/30

12.7 Clock Control TMPM369FDFG/XBG

12.7 Clock Control

12.7.1 Prescaler

There is a 7-bit prescaler to divide a prescaler input clock $\phi T0$ by 2, 8, 32 and 128.

Use the CGSYSCR register in the clock / mode control block to select the input clock $\phi T0$ of the prescaler.

The prescaler becomes active only when the baud rate generator is selected as a transfer clock by SCxMOD0 < SC[1:0] > = "01".

The below tables show the resolution of the input clock to the baud rate generator.

Table 12-4 Clock resolution to the Baud Rate Generator fc = 80 MHz

Peripheral	Clock gear	Prescaler clock se-		Prescaler output	clock resolution	
clock selection CGSYSCR <fpsel></fpsel>	value CGSYSCR <gear[2:0]></gear[2:0]>	lection CGSYSCR <prck[2:0]></prck[2:0]>	φΤ1	φΤ4	φT16	φΤ64
		000 (fperiph/1)	fc/2¹ (0.03 µs)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)
		001 (fperiph/2)	fc/2² (0.05 µs)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 μs)
	000 (fa)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 μs)
	000 (fc)	011 (fperiph/8)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)
		000 (fperiph/1)	fc/2² (0.05 µs)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 μs)
		001 (fperiph/2)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 μs)
	400 (5-10)	010 (fperiph/4)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
	100 (fc/2)	011 (fperiph/8)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 μs)	fc/2 ¹¹ (25.6 µs)
		100 (fperiph/16)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)
		101 (fperiph/32)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102 µs)
	101 (fc/4)	000 (fperiph/1)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
		001 (fperiph/2)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
0 (5)		010 (fperiph/4)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
0 (fgear)		011 (fperiph/8)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹² (51.2 μs)
		100 (fperiph/16)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102 µs)
		101 (fperiph/32)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2µs)	fc/2 ¹⁴ (205 µs)
		000 (fperiph/1)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		001 (fperiph/2)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
	110 (fa/0)	010 (fperiph/4)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)
	110 (fc/8)	011 (fperiph/8)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102 µs)
		100 (fperiph/16)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2µs)	fc/2 ¹⁴ (205 µs)
		101 (fperiph/32)	fc/2 ⁹ (6.4µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102 µs)	fc/2 ¹⁵ (410 µs)
		000 (fperiph/1)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
		001 (fperiph/2)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹² (51.2 μs)
	444(5 (40)	010 (fperiph/4)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102 µs)
	111(fc/16)	011 (fperiph/8)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 μs)	fc/2 ¹² (51.2µs)	fc/2 ¹⁴ (205 µs)
		100 (fperiph/16)	fc/2 ⁹ (6.4µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102 µs)	fc/2 ¹⁵ (410 µs)
		101 (fperiph/32)	fc/2 ¹⁰ (12.8µs)	fc/2 ¹² (51.2 μs)	fc/2 ¹⁴ (204 µs)	fc/2 ¹⁶ (820 µs)



Table 12-4 Clock resolution to the Baud Rate Generator fc = 80 MHz

Peripheral	Clock gear	Prescaler clock se-		Prescaler output	clock resolution	
clock selection CGSYSCR <fpsel></fpsel>	value CGSYSCR <gear[2:0]></gear[2:0]>	lection CGSYSCR <prck[2:0]></prck[2:0]>	φΤ1	φΤ4	φT16	φΤ64
		000 (fperiph/1)	fc/2 ¹ (0.03 µs)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)
		001 (fperiph/2)	fc/2² (0.05 µs)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)
	000 (f-)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
	000 (fc)	011 (fperiph/8)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 μs)
		000 (fperiph/1)	-	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)
		001 (fperiph/2)	fc/2 ² (0.05 µs)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)
	400 (5-10)	010 (fperiph/4)	fc/2 ³ (0.1 μs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
	100 (fc/2)	011 (fperiph/8)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 μs)
	101 (fc/4)	000 (fperiph/1)	-	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)
		001 (fperiph/2)	-	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)
		010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
1 (fc)		011 (fperiph/8)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 μs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 μs)
		000 (fperiph/1)	-	-	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)
		001 (fperiph/2)	-	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)
	440 (5-10)	010 (fperiph/4)	-	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
	110 (fc/8)	011 (fperiph/8)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)
		000 (fperiph/1)	-	-	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 µs)
		001 (fperiph/2)	-	-	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)
	444 (5 (40)	010 (fperiph/4)	-	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
	111 (fc/16)	011 (fperiph/8)	-	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 μs)

Note 1: The prescaler output clock φTn must be selected so that the relationship "φTn ≤ fsys/2" is satisfied (so that φTn is slower than fsys).

Note 2: Do not change the clock gear while SIO/UART is operating.

Note 3: The "-" indicates that the setting is prohibited in the above table.

12.7 Clock Control TMPM369FDFG/XBG

Table 12-5 Clock resolution to the Baud Rate Generator fc = 48 MHz

Peripheral	Clock gear	Prescaler clock se-		Prescaler output	clock resolution	
clock selection CGSYSCR <fpsel></fpsel>	value CGSYSCR <gear[2:0]></gear[2:0]>	lection CGSYSCR <prck[2:0]></prck[2:0]>	φT1	φΤ4	φT16	φΤ64
		000 (fperiph/1)	fc/2¹ (0.0417 µs)	fc/2 ³ (0.167 μs)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)
		001 (fperiph/2)	fc/2² (0.0833 µs)	fc/2 ⁴ (0.333 μs)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)
	000 (f)	010 (fperiph/4)	fc/2 ³ (0.167 µs)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)
	000 (fc)	011 (fperiph/8)	fc/2 ⁴ (0.333 µs)	fc/2 ⁶ (1.33 μs)	fc/28 (5.33 µs)	fc/2 ¹⁰ (21.3 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 μs)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)
		101 (fperiph/32)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)	fc/2 ¹² (85.3 µs)
		000 (fperiph/1)	fc/2² (0.0833 µs)	fc/2 ⁴ (0.333 µs)	fc/2 ⁶ (1.33 μs)	fc/2 ⁸ (5.33 µs)
		001 (fperiph/2)	fc/2³ (0.167 μs)	fc/2 ⁵ (0.667 µs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)
	100 (5 (0)	010 (fperiph/4)	fc/2 ⁴ (0.333 µs)	fc/2 ⁶ (1.33 μs)	fc/28 (5.33 µs)	fc/2 ¹⁰ (21.3 µs)
	100 (fc/2)	011 (fperiph/8)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 μs)	fc/2 ¹¹ (42.7 μs)
		100 (fperiph/16)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)	fc/2 ¹² (85.3 μs)
		101 (fperiph/32)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)	fc/2 ¹³ (171 µs)
	101 (fc/4)	000 (fperiph/1)	fc/2³ (0.167 μs)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)
		001 (fperiph/2)	fc/2 ⁴ (0.333 μs)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)
0 (5)		010 (fperiph/4)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 μs)	fc/2 ¹¹ (42.7 µs)
0 (fgear)		011 (fperiph/8)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)	fc/2 ¹² (85.3 µs)
		100 (fperiph/16)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)	fc/2 ¹³ (171 µs)
		101 (fperiph/32)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)	fc/2 ¹² (85.3µs)	fc/2 ¹⁴ (341 µs)
		000 (fperiph/1)	fc/2 ⁴ (0.333 μs)	fc/2 ⁶ (1.33 µs)	fc/28 (5.33 µs)	fc/2 ¹⁰ (21.3 µs)
		001 (fperiph/2)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)
	440 (5-10)	010 (fperiph/4)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)	fc/2 ¹² (85.3 μs)
	110 (fc/8)	011 (fperiph/8)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)	fc/2 ¹³ (171 µs)
		100 (fperiph/16)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)	fc/2 ¹² (85.3µs)	fc/2 ¹⁴ (341 µs)
		101 (fperiph/32)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)	fc/2 ¹³ (171 µs)	fc/2 ¹⁵ (683 µs)
		000 (fperiph/1)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)
		001 (fperiph/2)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)	fc/2 ¹² (85.3 µs)
	111 (fo/16)	010 (fperiph/4)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)	fc/2 ¹³ (171 µs)
	111 (fc/16)	011 (fperiph/8)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 µs)	fc/2 ¹² (85.3µs)	fc/2 ¹⁴ (341 µs)
		100 (fperiph/16)	fc/2 ⁹ (10.7 µs)	fc/2 ¹¹ (42.7 µs)	fc/2 ¹³ (171 µs)	fc/2 ¹⁵ (683 µs)
		101 (fperiph/32)	fc/2 ¹⁰ (21.3 µs)	fc/2 ¹² (85.3 µs)	fc/2 ¹⁴ (341 µs)	fc/2 ¹⁶ (1365 µs)



Table 12-5 Clock resolution to the Baud Rate Generator fc = 48 MHz

Peripheral	Clock gear	Prescaler clock se-		Prescaler output	clock resolution	
clock selection CGSYSCR <fpsel></fpsel>	value CGSYSCR <gear[2:0]></gear[2:0]>	lection CGSYSCR <prck[2:0]></prck[2:0]>	φΤ1	φΤ4	φT16	φΤ64
		000 (fperiph/1)	fc/2¹ (0.0417 µs)	fc/2³ (0.167 µs)	fc/2 ⁵ (0.667 µs)	fc/2 ⁷ (2.67 µs)
		001 (fperiph/2)	fc/2² (0.0833 µs)	fc/2 ⁴ (0.333 μs)	fc/2 ⁶ (1.33 μs)	fc/2 ⁸ (5.33 µs)
	000 (fa)	010 (fperiph/4)	fc/2³ (0.167 µs)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)
	000 (fc)	011 (fperiph/8)	fc/2 ⁴ (0.333 µs)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)
		100 (fperiph/16)	fc/2 ⁵ (0.667 µs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 μs)	fc/2 ¹¹ (42.7 µs)
		101 (fperiph/32)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 µs)	fc/2 ¹² (85.3 µs)
		000 (fperiph/1)	-	fc/2 ³ (0.167 µs)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)
		001 (fperiph/2)	fc/2² (0.0833 µs)	fc/2 ⁴ (0.333 μs)	fc/2 ⁶ (1.33 μs)	fc/2 ⁸ (5.33 µs)
	400 (5-10)	010 (fperiph/4)	fc/2³ (0.167 µs)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)
	100 (fc/2)	011 (fperiph/8)	fc/2 ⁴ (0.333 μs)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 μs)	fc/2 ¹¹ (42.7 µs)
		101 (fperiph/32)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 µs)	fc/2 ¹² (85.3 µs)
		000 (fperiph/1)	-	fc/2³ (0.167 µs)	fc/2 ⁵ (0.667 µs)	fc/2 ⁷ (2.67 µs)
		001 (fperiph/2)	-	fc/2 ⁴ (0.333 μs)	fc/2 ⁶ (1.33 μs)	fc/2 ⁸ (5.33 µs)
4 (5-)	404 (5-14)	010 (fperiph/4)	fc/2³ (0.167 µs)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)
1 (fc)	101 (fc/4)	011 (fperiph/8)	fc/2 ⁴ (0.333 µs)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 μs)	fc/2 ¹¹ (42.7 µs)
		101 (fperiph/32)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 µs)	fc/2 ¹² (85.3 µs)
		000 (fperiph/1)	-	-	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)
		001 (fperiph/2)	-	fc/2 ⁴ (0.333 µs)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)
	110 (fa/0)	010 (fperiph/4)	ı	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 µs)
	110 (fc/8)	011 (fperiph/8)	fc/2 ⁴ (0.333 µs)	fc/2 ⁶ (1.33 µs)	fc/28 (5.33 µs)	fc/2 ¹⁰ (21.3 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.667 µs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 μs)	fc/2 ¹¹ (42.7 µs)
		101 (fperiph/32)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 µs)	fc/2 ¹² (85.3 µs)
		000 (fperiph/1)	-	-	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)
		001 (fperiph/2)	-	-	fc/2 ⁶ (1.33 μs)	fc/2 ⁸ (5.33 µs)
	111 (5-140)	010 (fperiph/4)	-	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 μs)	fc/2 ⁹ (10.7 µs)
	111 (fc/16)	011 (fperiph/8)	-	fc/2 ⁶ (1.33 μs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.667 μs)	fc/2 ⁷ (2.67 µs)	fc/2 ⁹ (10.7 μs)	fc/2 ¹¹ (42.7 µs)
		101 (fperiph/32)	fc/2 ⁶ (1.33 µs)	fc/2 ⁸ (5.33 µs)	fc/2 ¹⁰ (21.3 μs)	fc/2 ¹² (85.3 µs)

Note 1: The prescaler output clock φTn must be selected so that the relationship "φTn ≤ fsys/2" is satisfied (so that φTn is slower than fsys).

Note 2: Do not change the clock gear while SIO/UART is operating.

Note 3: The "-" indicates that the setting is prohibited in the above table.

12.7 Clock Control TMPM369FDFG/XBG

12.7.2 Serial Clock Generation Circuit

The serial clock circuit is a block to generate transmit and receive clocks (SIOCLK) and consists of the circuits in which clocks can be selected by the settings of the baud rates generator and modes.

12.7.2.1 Baud Rate Generator

The baud rate generator generates transmit and receive clocks to determine the serial channel transfer rate.

(1) Buad Rate Generator input clock

The input clock of the baud rate generator is selected from the prescaler outputs divided by 2, 8, 32 and 128.

This input clock is selected by setting the SCxBRCR<BRCK>.

(2) Baud Rate Generator output clock

The frequency division ratio of the output clock in the baud rate generator is set by SCxBRCR and SCxBRADD.

The following frequency divide ratios can be used; 1/N frequency division in the I/O interface mode, either 1/N or N + (16-K)/16 in the UART mode.

The table below shows the frequency division ratio which can be selected.

Mode	Divide Function Setting SCxBRCR <bradde></bradde>	Divide by N SCxBRCR <brs></brs>	Divide by K SCxBRADD <brk></brk>
I/O interface mode	Divide by N	1 to 16 (Note)	-
LIADT	Divide by N	1 to 16	-
UART mode	N + (16-K)/16 division	2 to 15	1 to 15

Note: 1/N (N=1)frequency division ratio can be used only when a double buffer is enabled.

12.7.2.2 Clock Selection Circuit

A clock can be selected by setting the modes and the register.

Modes can be specified by setting the SCxMOD0<SM>.

The input clock in I/O interface mode is selected by setting SCxCR.

The clock in UART mode is selected by setting SCxMOD0<SC>.

(1) Transfer Clock in I/O interface mode

Table 12-6 shows clock selection in I/O interface mode.



Table	12-6	Clock	selection	in I/O	interface	Mode

Mode SCxMOD0 <sm></sm>	Input / Output selection SCxCR <ioc></ioc>	Clock edge selection SCxCR <sclks></sclks>	Clock of use
	SCLK output	Set to "0" (Fixed to the rising edge)	Divided by 2 of the baud rate generator output
I/O interface mode	00114	Rising edge	SCLK input rising edge
	SCLK input	Falling edge	SCLK input falling edge

To get the highest baud rate, the baud rate generator must be set as below.

Note: When deciding clock settings, make sure that AC electrical character is satisfied.

- Clock / mode control block settings
 - fc = 80MHz
 - fgear = 80MHz (CGSYSCR<GEAR[2:0]> = "000" : fc selected)
 - φT0=80MHz (CGSYSCR<PRCK[2:0:]>="000" : 1 division ratio)
- SIO/UART settings (if double buffer is used)
 - Clock (SCxBRCR<BRCK[1:0]> = "00" : φ T1 selected) = 40MHz
 - Divided clock frequency (SCxBRCR<BRS[3:0]> = "0001":1 division ratio) = 40MHz

1 division ratio can be selected if double buffer is used. In this case, baud rate is 20Mbps because 40MHz is divided by 2.

- SIO/UART settings (if double buffer is not used)
 - Clock (SCxBRCR<BRCK[1:0]> = "00": φ T1 selected) = 40MHz
 - Divided clock frequency (SCxBRCR<BRS[3:0]> = "0010" : 2 division ratio) = 20MHz

2 division ratio is the highest if double buffer is not used. In this case, baud rate is 10Mbps because 20MHz is divided by 2.

To use SCLK input, the following conditions must be satisfied.

- If double buffer is used
 - SCLK cycle > 6/fsys

The highest buad rate is less than $80 \div 6 = 13.33$ Mbps.

- · If double buffer is not used
 - SCLK cycle > 8/fsys

The highest band rate is less than $80 \div 8 = 10$ Mbps.

(2) Transfer clock in the UART mode

Table 12-7 shows the clock selection in the UART mode. In the UART mode, selected clock is divided by 16 in the receive counter or the transmit counter before use.

Page 411 2022/09/30

12.7 Clock Control TMPM369FDFG/XBG

Table 12-7 Clock selection in UART Mode

Mode SCxMOD0 <sm></sm>	Clock selection SCxMOD0 <sc></sc>	
	Timer output	
LIADT Mada	Baud rate generator	
UART Mode	fsys	
	SCLK input	

The examples of baud rate in each clock settings.

- · If baud rate generator is used.
 - fc = 80MHz
 - fgear = 80MHz (CGSYSCR<GEAR[2:0]> = "000" : fc selected)
 - φ T0 = 80MHz (CGSYSCR<PRCK[2:0]> = "000" : 1 division ratio)
 - Clock = φ T1 = 40MHz (SCxBRCR<BRCK[1:0]> = "00" : φ T1 selected)

The highest baud rate is 2.5MHz because 40MHz is divided by 16.

Table 12-8 shows examples of baud rate when the baud rate generator is used with the following clock settings.

- fc = 9.8304MHz
- fgear = 9.8304MHz (CGSYSCR<GEAR[2:0]> = "000": fc selected)
- $\phi T0 = 4.9152 \text{MHz}$ (CGSYSCR<PRCK[2:0]> = "001" : 2 division ratio)

Table 12-8 Example of UART Mode Baud Rate (Using the Baud Rate Generator)

fc [MHz]	Division ratio N (SCxBRCR <brs[3:0]>)</brs[3:0]>	φT1 (fc/4)	φT4 (fc/16)	φT16 (fc/64)	φT64 (fc/256)
	2	76.800	19.200	4.800	1.200
0.000400	4	38.400	9.600	2.400	0.600
9.830400	8	19.200	4.800	1.200	0.300
	16	9.600	2.400	0.600	0.150

Unit: kbps

· If the SCLK input is used

To use SCLK input, the following conditions must be satisfied.

- SCLK cycle > 2/fsys

The highest baud rate must be less than $80 \div 2 \div 16 = 2.5$ Mbps.

· If fsys is used

Since the highest value of fsys is 80MHz, the highest band rate is $80 \div 16 = 5$ Mbps.

If timer output is used

To enable the timer output, the following condition must be set: a timer flip-flop output inverts when the value of the counter and that of TBxRG1 match. The SIOCLK clock frequency is "Setting value of TBxRG1 \times 2".

Baud rate can be obtained by using the following formula.



Baud rate calculation

Table 12-9 shows the examples of baud rates when the timer output is used with the following clock settings.

- fc = 32MHz / 9.8304MHz / 8MHz
- fgear = 32MHz / 9.8304MHz / 8MHz (CGSYSCR<GEAR[2:0]> = "000" :fc selected)
- φT0 = 16MHz / 4.9152MHz / 4MHz (CGSYSCR<PRCK[2:0]> = "001" :2 division)
- Timer count clock= 4MHz / 1.2287MHz / 1MHz (TBxMOD<TBCLK[1:0]> = "01" :φT1 selected)

Table 12-9 Example of UART Mode Baud Rate (Using the Timer Output)

TDvDC1 potting	fc				
TBxRG1 setting	32MHz	9.8304MHz	8MHz		
0x0001	250	76.8	62.5		
0x0002	125	38.4	31.25		
0x0003	-	25.6	-		
0x0004	62.5	19.2	15.625		
0x0005	50	15.36	12.5		
0x0006	-	12.8	-		
0x0008	31.25	9.6	-		
0x000A	25	7.68	6.25		
0x0010	15.625	4.8	-		
0x0014	12.5	3.84	3.125		

Unit : kbps

Page 413 2022/09/30

12.8 Transmit / Receive Buffer and FIFO

12.8.1 Configuration

Figure 12-3 shows the configuration of transmit buffer, receive buffer and FIFO.

Appropriate settings are required for using buffer and FIFO. The configuration may be predefined depending on the mode.




Figure 12-3 The Configuration of Buffer and FIFO

12.8.2 Transmit / Receive Buffer

Transmit buffer and receive buffer are double-buffered. The buffer configuration is specified by SCxMOD2<WBUF>.

In the case of using a receive buffer, if SCLK input is set to generate clock output in the I/O interface mode or the UART mode is selected, it's double buffered despite the <WBUF> settings. In other modes, it's according to the <WBUF> settings.

Table 12-10 shows correlation between modes and buffers.

Table 12-10 Mode and buffer Composition

	SCxMOD2 <wbuf></wbuf>		
Mode	"0"	"1"	
UART mode	Transmit	Single	Double
UART mode	Receive	Double	Double
I/O interface mode	Transmit	Single	Double
(SCLK input)	Receive	Double	Double
I/O interface mode	Transmit	Single	Double
(SCLK output)	Receive	Single	Double

12.8.3 FIFO

In addition to the double buffer function above described, 4-byte FIFO can be used.

To enable FIFO, enable the double buffer by setting SCxMOD2<WBUF> to "1" and SCxFCNF<CNFG> to "1". The FIFO configuration is specified by SCxMOD1<FDPX[1:0]>.



Note: To use Transmit/Receive FIFO buffer, Transmit/Receive FIFO must be cleared after setting the SIO/UART transfer mode (half duplex/ full duplex) and enabling FIFO (SCxFCNF<CNFG> = "1").

Table 12-11 shows correction between modes and FIFO.

Table 12-11 Mode and FIFO Composition

	SCxMOD1 <fdpx[1:0]></fdpx[1:0]>	Receive FIFO	Transmit FIFO
Half duplex Receive	"01"	4byte	-
Half duplex Transmit	"10"	-	4byte
Full duplex	"11"	2byte	2byte

12.9 Status Flag

The SCxMOD2 register has two types of flag. This bit is significant only when the double buffer is enabled.

<RBFLL> is a flag to show that the receive buffer is full. When one frame of data is received and the data is moved from the receive shift register to the receive buffers, this bit changes to "1" while reading this bit changes it to "0".

<TBEMP> shows that the transmit buffers are empty. When data in the transmit buffers is moved to the transmit shift register, this bit is set to "1" When data is set to the transmit buffers, the bit is cleared to "0".

12.10 Error Flag

Three error flags are provided in the SCxCR register. The meaning of the flags is changed depending on the modes. The table below shows the meaning in each mode.

These flags are cleared to "0" after reading the SCxCR register.

Mode	Flag			
Mode	<oerr></oerr>	<perr></perr>	<ferr></ferr>	
UART mode	Overrun error	Parity error	Framing error	
I/O interface mode	Overrun error	Underrun error		
		(When using double buffer or FIFO)	F: 14 0	
(SCLK input)		Fixed to "0"	Fixed to "0"	
		(When a double buffer and FIFO unused)		
I/O interface mode (SCLK output)	Undefined	Undefined	Fixed to "0"	

12.10.1 OERR Flag

In both UART and I/O interface modes, this bit is set to "1" when an error is generated by completing the reception of the next frame of receive data before the receive buffer has been read. If the receive FIFO is enabled, the received data is automatically moved to the receive FIFO and no overrun error will be generated until the receive FIFO is full (or until the usable bytes are fully occupied).

In the I/O interface with SCLK output mode, the SCLK output stops upon setting the flag.

12.10 Error Flag TMPM369FDFG/XBG

Note: To switch the I/O interface SCLK output mode to other modes, read the SCxCR register and clear the overrun flag.

12.10.2 PERR Flag

This flag indicates a parity error in the UART mode and an under-run error in the I/O interface mode.

In the UART mode, <PERR> is set to "1" when the parity generated from the received data is different from the parity received.

In the I/O interface mode, <PERR> is set to "1" under the following conditions when a double buffer is enabled.

In the SCLK input mode, <PERR> is set to "1" when the SCLK is input after completing data output of the transmit shift register with no data in the transmit buffer.

In the SCLK output mode, <PERR> is set to "1" after completing output of all data and the SCLK output stops.

Note: To switch the I/O interface SCLK output mode to other modes, read the SCxCR register and clear the underrun flag.

12.10.3 FERR Flag

A framing error is generated if the corresponding stop bit is determined to be "0" by sampling the bit at around the center. Regardless of the stop bit length settings in the SCxMOD2<SBLEN>register, the stop bit status is determined by only 1.

This bit is fixed to "0" in the I/O interface mode.



12.11 Receive

12.11.1 Receive Counter

The receive counter is a 4-bit binary counter and is up-counted by SIOCLK.

In the UART mode, sixteen SIOCLK clock pulses are used in receiving a single data bit and the data symbol is sampled at the seventh, eighth, and ninth pulses. From these three samples, majority logic is applied to decide the received data.

12.11.2 Receive Control Unit

12.11.2.1 I/O interface mode

In the SCLK output mode with SCxCR <IOC> set to "0", the RXD pin is sampled on the rising edge of the shift clock outputted to the SCLK pin.

In the SCLK input mode with SCxCR <IOC> set to "1", the serial receive data RXD pin is sampled on the rising or falling edge of SCLK input signal depending on the SCxCR <SCLKS> setting.

12.11.2.2 UART Mode

The receive control unit has a start bit detection circuit, which is used to initiate receive operation when a normal start bit is detected.

12.11.3 Receive Operation

12.11.3.1 Receive Buffer

The received data is stored by 1 bit in the receive shift register. When a complete set of bits has been stored, the interrupt INTRXx is generated.

When the double buffer is enabled, the data is moved to the receive buffer (SCxBUF) and the receive buffer full flag (SCxMOD2<RBFLL>) is set to "1". The receive buffer full flag is "0" cleared by reading the receive buffer. The receive buffer full flag does not have no meaning for the single buffer.




Figure 12-4 Receive Buffer Operation

Page 417 2022/09/30

12.11 Receive TMPM369FDFG/XBG

12.11.3.2 Receive FIFO Operation

When FIFO is enabled, the received data is moved from receive buffer to receive FIFO and the receive buffer full flag is cleared immediately. An interrupt will be generated according to the SCxRFC<RIL> setting.

Note: When the data with parity bit are received in UART mode by using the FIFO, the parity error flag is shown the occurring the parity error in the received data.

The configurations and operations in the half duplex RX mode are described as follows.

SCxROD1[6:5] =01 :Transfer mode is set to half duplex mode

SCxFCNF[4:0] = 10111 :Automatically inhibits continuous reception after reaching the fill level.

: The number of bytes to be used in the receive FIFO is the same as the interrupt generation fill level.

SCxRFC[1:0] = 00 :The fill level of FIFO in which generated receive interrupt is set to 4-byte

SCxRFC[7:6] = 11 :Clears receive FIFO and sets the condition of interrupt generation.

After setting of the above FIFO configuration, the data reception is started by writing "1" to the SCxMOD0<RXE>. When the data is stored all in the receive shift register, receive buffer and receive FIFO, SCxMOD0<RXE> is automatically cleared and the receive operations finished.

In the above condition, if the cutaneous reception after reaching the fill level is enabled, it becomes possible to receive a data continuously by reading the data in the FIFO.




Figure 12-5 Receive FIFO Operation

2022/09/30 Page 418

SCxMOD0<RXE>



12.11.3.3 I/O interface mode with SCLK output

In the I/O interface mode and SCLK output setting, SCLK output stops when all received data is stored in the receive buffer and FIFO. Thus, in this mode, the overrun error flag has no meaning.

The timing of SCLK output stop and re-output depends on receive buffer and FIFO.

(1) Case of single buffer

Stop SCLK output after receiving a data. In this mode, I/O interface mode can transfer each data with the transfer device by hand-shake.

When the data in a buffer is read, SCLK output restarts.

(2) Case of double buffer

Stop SCLK output after receiving the data into a receive shift register and a receive buffer.

When the data is read, SCLK output restarts.

(3) Case of FIFO

Stop SCLK output after receiving the data into a shift register, received buffer and FIFO.

When one byte data is read, the data in the received buffer is transferred into FIFO and the data in the receive shift register is transferred into the received buffer and SCLK output restarts.

And if SCxFCNF<RXTXCNT>is set to "1", SCLK stops and receive operation stops with clearing SCxMOD0<RXE> bit, too.

12.11.3.4 Read Received Data

In spite of enabling or disabling FIFO, read the received data from the receive buffer (SCxBUF).

When receive FIFO is disabled, the buffer full flag SCxMOD2<RBFLL> is cleared to "0" by this reading. In the case of the next data can be received in the receive shift register before reading a data from the receive buffer. The parity bit to be added in the 8-bit UART mode as well as the most significant bit in the 9-bit UART mode will be stored in SCxCR<RB8>.

When the receive FIFO is available, the 9-bit UART mode is prohibited because up to 8-bit data can be stored in FIFO. In the 8-bit UART mode, the parity bit is lost but parity error is determined and the result is stored in SCxCR<PERR>.

12.11.3.5 Wake-up Function

In the 9-bit UART mode, the slave controller can be operated in the wake-up mode by setting the wake-up function SCxMOD0 <WU> to "1". In this case, the interrupt INTRXx will be generated only when SCxCR<RB8> is set to "1".

Page 419 2022/09/30

12.11 Receive TMPM369FDFG/XBG

12.11.3.6 Overrun Error

When FIFO is disabled, the overrun error occurs and an overrun error is without completing reading data before receiving the next data. When an overrun error occurs, a content of receive buffer and SCxCR<RB8> is not lost, but a content of receive shift register is lost.

When FIFO is enabled, overrun error is occurred and set overrun flag by no reading the data before moving the next data into received buffer when FIFO is full. In this case, the contents of FIFO are not lost.

In the I/O interface mode with SCLK output setting, the clock output automatically stops, so this flag has no meaning.

Note: When the mode is changed from I/O interface mode SCLK output mode to the other mode, read SCxCR and clear overrun flag.



12.12 Transmission

12.12.1 Transmission Counter

The transmit counter is a 4-bit binary counter and is counted by SIOCLK as in the case of the receive counter.

In UART mode, it generates a transmit clock (TXDCLK) on every 16th clock pulse.




Figure 12-6 Generation of Transmission Clock in UART Mode

12.12.2 Transmission Control

12.12.2.1 I/O interface Mode

In the SCLK output mode with SCxCR<IOC> set to "0", each bit of data in the transmit buffer is outputted to the TXD pin on the falling edge of the shift clock outputted from the SCLK pin.

In the SCLK input mode with SCxCR<IOC> set to "1", each bit of data in the transmit buffer is outputted to the TXD pin on the rising or falling edge of the SCLK input signal according to the SCxCR<SCLKS> setting.

12.12.2.2 UART Mode

When the transmit data is written in the transmit buffer, data transmission is initiated on the rising edge of the next TXDCLK and the transmit shift clock signal is also generated.

Page 421 2022/09/30

12.12 Transmission TMPM369FDFG/XBG

12.12.3 Transmit Operation

12.12.3.1 Operation of Transmission Buffer

If double buffering is disabled, the CPU writes data only to Transmit shift Register and the transmit interrupt INTTXx is generated upon completion of data transmission.

If double buffering is enabled (including the case the transmit FIFO is enabled), data written to the transmit buffer is moved to the transmit shift register. The INTTXx interrupt is generated at the same time and the transmit buffer empty flag (SCxMOD2<TBEMP>) is set to "1". This flag indicates that the next transmit data can be written. When the next data is written to the transmit buffer, the <TBEMP> flag is cleared to "0".




Figure 12-7 Operation of Transmission Buffer (Double buffer is enabled)

12.12.3.2 Transmit FIFO Operation

When FIFO is enabled, the maximum 5-byte data can be stored using the transmit buffer and FIFO. Once transmission is enabled, data is transferred to the transmit shift register from the transmit buffer and start transmission. If data exists in the FIFO, the data is moved to the transmit buffer immediately, and the <TBEMP> flag is cleared to "0".

Note: To use Transmit FIFO buffer, Transmit FIFO must be cleared after setting the SIO/UART transfer mode (half duplex/ full duplex) and enabling FIFO (SCxFCNF<CNFG>="1").

Settings and operations to transmit 4-byte data stream by setting the transfer mode to half duplex are shown as below.

```
SCxMOD1[6:5] =10 :Transfer mode is set to half duplex.

SCxFCNF[4:0] = 11011 :Transmission is automatically disabled if FIFO becomes empty.

:The number of bytes to be used in the receive FIFO is the same as the interrupt :generation fill level.

SCxTFC[1:0] = 00 :Sets the interrupt generation fill level to "0".

SCxTFC[7:6] = 11 :Clears receive FIFO and sets the condition of interrupt generation.

SCxFCNF[0] = 1 :Enable FIFO
```

After above settings are configured, data transmission can be initiated by writing 5 bytes of data to the transmit buffer or FIFO, and setting the SCxMOD1<TXE> bit to "1". When the last transmit data is moved to the transmit buffer, the transmit FIFO interrupt is generated. When transmission of the last data is completed, the clock is stopped and the transmission sequence is terminated.

Once above settings are configured, if the transmission is not set as auto disabled, the transmission should lasts writing transmit data.



			_		_	
Transmit FIFO fourth stage	DATA 5					
Third stage	DATA 4	DATA 5				
Second stage	DATA 3	DATA 4	DATA 5			
First stage	DATA 2	DATA 3	DATA 4	DATA 5		1
						1
Transmit buffer	DATA 1	DATA 2	DATA 3	DATA 4	DATA 5	1
		,	,	<u></u>	,	\downarrow
Transmit shift register	-	DATA 1	DATA 2	DATA 3	DATA 4	DATA 5
00.44004 .TVF:						
SCxMOD1 <txe></txe>						
SCxMOD2 <tbemp></tbemp>	Г	1 -	1			
COMMODE TIDEIVII 7						
Transmit interrupt (INTTX)	d				П	
	•/				1.1	

12.12.3.3 I/O interface Mode/Transmission by SCLK Output

If SCLK is set to generate clock in the I/O interface mode, the SCLK output automatically stops when all data transmission is completed and underrun error will not occur.

The timing of suspension and resume of SCLK output is different depending on the buffer and FIFO usage.

(1) Single Buffer

The SCLK output stops each time one frame of data is transferred. Handshaking for each data with the other side of communication can be enabled. The SCLK output resumes when the next data is written in the buffer.

(2) Double Buffer

The SCLK output stops upon completion of data transmission of the transmit shift register and the transmit buffer. The SCLK output resumes when the next data is written in the buffer.

(3) FIFO

The transmission of all data stored in the transmit shift register, transmit buffer and FIFO is completed, the SCLK output stops. The next data is written, SCLK output resumes.

If SCxFCNF<RXTXCNT> is configured, SCxMOD0<TXE> bit is cleared at the same time as SCLK stop and the transmission stops.

Page 423 2022/09/30

12.12 Transmission TMPM369FDFG/XBG

12.12.3.4 Underrun Error

If the transmit FIFO is disabled in the I/O interface mode SCLK input mode and if no data is set in transmit buffer before the next frame clock input, which occurs upon completion of data transmission from transmit shift register, an under-run error occurs and SCxCR<PERR> is set to "1".

In the I/O interface mode with SCLK output setting, the clock output automatically stops, so this flag has no meaning/

Note: Before switching the I/O interface mode SCLK output mode to other modes, read the SCxCR register and clear the underrun flag.



12.13 Handshake Function

The function of the handshake is to enable frame-by-frame data transmission by using the CTS (Clear to send) pin and to prevent overrun errors. This function can be enabled or disabled by SCxMOD0<CTSE>.

When the $\overline{\text{CTS}}$ pin is set to "High" level, the current data transmission can be completed but the next data transmission is suspended until $\overline{\text{CTS}}$ pin returns to the "Low" level. However in this case, the INTTXx interrupt is generated in the normal timing, the next transmit data is written in the transmit buffer, and it waits until it is ready to transmit data.

- Note 1: If the CTS signal is set to "High" during transmission, the next data transmission is suspended after the current transmission is completed (Point "a" in Figure 12-9).
- Note 2: Data transmission starts on the first falling edge of the TXDCLK clock after CTS is set to "Low" (Point "b" in Figure 12-9).

Although no \overline{RTS} pin is provided, a handshake control function can easily implemented by assigning one bit of the port for the \overline{RTS} function. By setting the port to "High" level upon completion of data reception (in the receive interrupt routine), the transmit side can be requested to suspend data transmission.




Figure 12-8 Handshake Function




Figure 12-9 CTS Signal timing

Page 425 2022/09/30

12.14 Interrupt / Error Generation Timing

12.14.1 RX Interrupt

Figure 12-10 shows the data flow of receive operation and the route of read.




Figure 12-10 Receive Buffer / FIFO Configuration Diagram

12.14.1.1 Single Buffer / Double Buffer

Receive interrupts are generated at the time depends on the transfer mode and the buffer configurations, which are given follows.

Table 12-12 Transmit interrupt condition with single buffer and double buffers

Buffer Configuration	UART modes	I/O interface modes
Single Buffer	-	Immediately after the rising / falling edge of the last SCLK (Rising or falling is determined according to SCxCR <sclks> setting.)</sclks>
Double Buffer	Around the center of the first stop bit	Immediately after the rising / falling edge of the last SCLK (Rising or falling is determined according to SCxCR <sclks> setting.) On data transfer from the shift register to the buffer by reading buffer.</sclks>

Note:Interrupts are not generated when an overrun error occurs.

12.14.1.2 FIFO

In use of FIFO, receive interrupt is generated on the condition that the following either operation and SCxRFC<RFIS> setting (Table 12-13) are established.

- · When received data is transferred from receive buffer to receive FIFO
- · When received data is read from receive FIFO

Table 12-13 Receive Interrupt Conditions in use of FIFO

SCxRFC <rfis></rfis>	Interrupt conditions
"0"	0: When FIFO fill level (SCxRST <rlvl[2:0]>) = Receive FIFO fill level to generate receive interrupt <ril[1:0]></ril[1:0]></rlvl[2:0]>
"1"	1: When FIFO fill level (SCxRST <rlvl[2:0]>) ≥ Receive FIFO fill level to generate receive interrupt <ril[1:0]></ril[1:0]></rlvl[2:0]>



12.14.2 Transmit interrupt

Figure 12-11 shows the data flow of transmit operation and the route of write.




Figure 12-11 Transmit Buffer / FIFO Configuration Diagram

12.14.2.1 Single Buffer / Double Buffer

Transmit interrupts are generated at the time depends on the transfer mode and the buffer configurations, which are given as follows.

Table 12-14 Receive interrupt condition with single buffer and double buffers

Buffer Configuration	UART modes	I/O interface modes					
Single Buffer	Just before the stop bit is sent	Immediately after the rising / falling edge of the last SCLK (Rising or falling is determined according to SCxCR <sclks> setting.)</sclks>					
Double Buffer	When a data is moved from the transmit buffet to the transmit shift register. In case of transmit shift register is empty, transmit interrupt is generated not depend on SCxMOD1 <txe> b cause a data written to transfer buffer is moved from transmit buffer to transmit shift register.</txe>						

12.14.2.2 FIFO

In use of FIFO, transmit interrupt is generated on the condition that the following either operation and SCxTFC<TFIS> setting (Table 12-15) are established.

- · When transmitted data is transferred from transmit FIFO to transmit buffer
- · When transmit data is write into transmit FIFO

Table 12-15 Transmit Interrupt conditions in use of FIFO

SCxTFC <tfis></tfis>	Interrupt condition
"0"	0: When FIFO fill level (SCxTST <tlvl[2:0]>) = Transmit FIFO fill level to generate transmit interrupt <til[1:0]></til[1:0]></tlvl[2:0]>
"1"	1: When FIFO fill level (SCxTST <tlvl[2:0]>) ≤ Transmit FIFO fill level to generate transmit interrupt <til[1:0]></til[1:0]></tlvl[2:0]>

Page 427 2022/09/30

12.15 DMA Transfer TMPM369FDFG/XBG

12.14.3 Error Generation

12.14.3.1 UART Mode

Modes	9 bits	7 bits 8 bits 7 bits + parity 8bits + parity			
Framing error Overrun error	Around the center of stop bit				
Parity Error	-	Detection: Around the center of parity bit Flag change: Around the center of stop bit			

12.14.3.2 I/O Interface Mode

Overrun error	Immediately after the rising / falling edge of the last SCLK (Rising or falling is determined according to SCxCR <sclks> setting.)</sclks>
Underrun error	Immediately after the rising or falling edge of the next SCLK. (Rising or falling is determined according to SCxCR <sclks> setting.)</sclks>

Note: Over-run error and Under-run error have no meaning in SCLK output mode.

12.15 DMA Transfer

DMA transfer can be started at the timing of interrupt request.

TMPM369FDFG can be started at the half duplex mode (Transmit and Receive interrupt request) and full duplex mode (Transfer / Receive).

Note:In case using DMA transfer by transmit or receive interrupt request, enabled DMA and set transmit and receive registers after generating software reset by SCxMOD2<SWRST>.

12.15.1 Single and double buffer are used

The DMA transfer is started by generating interrupt request at the timing in 12.14.1.1 and 12.14.2.1.

12.15.2 FIFO is used

The DMA transfer is started by generating interrupt request at the timing in 12.14.1.2 and 12.14.2.2.

In the transmit mode, the fill level of interrupt generation, the minimum number of the written data into transmit FIFO before starting transmit and the maximum number of the DMA transfer data are shown as below.



Table 12-16 the fill level of interrupt generation, the minimum number of the written data into transmit FIFO before starting transmit and the maximum number of the DMA transfer data

	Half [Duplex	Full duplex			
SCxTFC <til[1:0]></til[1:0]>	The minimum num- ber of the written da- ta into transmit FIFO before starting trans- mit	The maximum number of the DMA transfer data	The minimum number of the written data into transmit FIFO before starting transmit	The maximum number of the DMA transfer data		
00	3	4 bytes	3	2 bytes		
01	4	3 bytes	4	1 byte		
10	5	2 bytes	3	2 bytes		
11	6	1 byte	4	1 byte		

Note: In case of transmit shift register is empty, transmit interrupt is generated not depend on SCxMOD1<TXE> because a data written to transfer buffer is moved from transmit buffer to transmit shift register. The DMA transfer must be not started by this interrupt. Regarding to DMA transfer in detail, refer to DMA section.

In the receive mode, the fill level of interrupt generation and the maximum number of the DMA transfer data are shown as below.

Table 12-17 the fill level of interrupt generation, the minimum number of the written data into transmit FIFO before starting transmit and the maximum number of the DMA transfer data

SCxTFC <ril[1:0]></ril[1:0]>	The maximum num- ber of the DMA trans- fer data (Half duplex)	The maximum num- ber of the DMA trans- fer data (Full duplex)		
00	4 bytes	2 bytes		
01	3 bytes	1 byte		
10	2 bytes	2 bytes		
11	1 byte	1 byte		

12.16 Software Reset TMPM369FDFG/XBG

12.16 Software Reset

Software reset is generated by writing SCxMOD2<SWRST[1:0]> as "10" followed by "01". As a result, SCxMOD0<RXE>, SCxMOD1<TXE>, SCxMOD2<TBEMP><RBFLL><TXRUN>, SCxCR<OERR><PERR> <FERR> are initialized. And the receive circuit, the transmit circuit and the FIFO become initial state. Other states are held.



12.17 Operation in Each Mode

12.17.1 I/O Interface Mode

The I/O interface mode can be selected by setting the mode control register (SCxMOD<SM[1:0]>) to "00".

This mode consists of two modes, the SCLK output mode to output synchronous clock and the SCLK input mode to accept synchronous clock from an external source.

The following operational descriptions are for the case use of FIFO is disabled. For details of FIFO operation, refer to the previous sections describing receive/transmit FIFO functions.

12.17.1.1 Transmitting Data

(1) SCLK Output Mode


• If the transmit double buffer is disabled (SCxMOD2<WBUF> = "0")

Data is output from the TXD pin and the clock is output from the SCLK pin each time the CPU writes data to the transmit buffer. When all data is output, an interrupt (INTTXx) is generated.


• If the transmit double buffer is enabled (SCxMOD2<WBUF> = "1")


Data is moved from the transmit buffer to the transmit shift register when the CPU writes data to the transmit buffer while data transmission is halted or when data transmission from the transmit buffer (shift register) is completed. Simultaneously, the transmit buffer empty flag SCxMOD2<TBEMP> is set to "1", and the INTTXx interrupt is generated.

When data is moved from the transmit buffer to the transmit shift register, if the transmit buffer has no data to be moved to the transmit shift register, INTTXx interrupt is not generated and the SCLK output stops.



<WBUF> = "0" (if double buffering is disabled)





<WBUF> = "1" (if double buffering is enabled and there is no data in buffer)

Figure 12-12 Transmit Operation in the I/O Interface Mode (SCLK Output Mode)



(2) SCLK Input Mode

• If double buffering is disabled (SCxMOD2<WBUF> = "0")

If the SCLK is input in the condition where data is written in the transmit buffer, 8-bit data is outputted from the TXD pin. When all data is output, an interrupt INTTXx is generated. The next transmit data must be written before the timing point "A" as shown in Figure 12-13.

• If double buffer is enabled (SCxMOD2<WBUF> = "1")

Data is moved from the transmit buffer to the transmit shift register when the CPU writes data to the transmit buffer before the SCLK input becomes active or when data transmission from the transmit shift register is completed. Simultaneously, the transmit buffer empty flag SCxMOD2<TBEMP> is set to "1", and the INTTXx interrupt is generated.

If the SCLK input becomes active while no data is in the transmit buffer, although the internal bit counter is started, an under-run error occurs and 8-bit dummy data (0xFF) is sent.

Page 433 2022/09/30




Figure 12-13 Transmit Operation in the I/O Interface Mode (SCLK Input Mode)



12.17.1.2 Receive

(1) SCLK Output Mode

The SCLK output can be started by setting the receive enable bit SCxMOD0<RXE> to "1".

• If double buffer is disabled (SCxMOD2<WBUF> = "0")

A clock pulse is outputted from the SCLK pin and the next data is stored into the shift register each time the CPU reads received data. When all the 8 bits are received, the INTRXx interrupt is generated.

If double buffer is enabled (SCxMOD2<WBUF> = "1")

Data stored in the shift register is moved to the receive buffer and the receive buffer can receive the next frame. A data is moved from the shift register to the receive buffer, the receive buffer full flag SCxMOD2<RBFLL> is set to "1" and the INTRXx is generated.

While data is in the receive buffer, if the data cannot be read from the receive buffer before completing reception of the next 8 bits, the INTRXx interrupt is not generated and the SCLK output stops. In this state, reading data from the receive buffer allows data in the shift register to move to the receive buffer and thus the INTRXx interrupt is generated and data reception resumes.

Page 435 2022/09/30

Operation in Each Mode





Figure 12-14 Receive Operation in the I/O Interface Mode (SCLK Output Mode)



(2) SCLK Input Mode

In the SCLK input mode, receiving double buffering is always enabled, the received frame can be moved to the receive buffer from the shift register, and the receive buffer can receive the next frame successively.

The INTRXx receive interrupt is generated each time received data is moved to the receive buffer.






Figure 12-15 Receive Operation in the I/O Interface Mode (SCLK Input Mode)

Page 437 2022/09/30

12.17.1.3 Transmit and Receive (Full duplex)

(1) SCLK Output Mode

• If SCxMOD2<WBUF> is set to "0" and the double buffers are disabled

SCLK is outputted when the CPU writes data to the transmit buffer.

Subsequently, 8 bits of data are shifted into receive shift refister and the INTRXx receive interrupt is generated. Concurrently, 8 bits of data written to the transmit buffer are outputted from the TXD pin, the INTTXx transmit interrupt is generated when transmission of all data bits has been completed. Then, the SCLK output stops.

The next round of data transmission and reception starts when the data is read from the receive buffer and the next transmit data is written to the transmit buffer by the CPU. The order of reading the receive buffer and writing to the transmit buffer can be freely determined. Data transmission is resumed only when both conditions are satisfied.

• If SCxMOD2<WBUF> is set to "1" and the double buffers are enabled

SCLK is outputted when the CPU writes data to the transmit buffer.

8 bits of data are shifted into the receive shift register, moved to the receive buffer, and the INTRXx interrupt is generated. While 8 bits of data is received, 8 bits of transmit data is outputted from the TXD pin. When all data bits are sent out, the INTTXx interrupt is generated and the next data is moved from the transmit buffer to the transmit shift register.

If the transmit buffer has no data to be moved to the transmit buffer (SCxMOD2<TBEMP> = 1) or when the receive buffer is full (SCxMOD2<RBFLL> = 1), the SCLK output is stopped. When both conditions, receive data is read and transmit data is written, are satisfied, the SCLK output is resumed and the next round of data transmission and reception is started.






Figure 12-16 Transmit / Receive Operation in the I/O Interface Mode (SCLK Output Mode)

Page 439 2022/09/30

(2) SCLK Input Mode

• If SCxMOD2<WBUF> is set to "0" and the transmit double buffer is disabled

When receiving data, double buffer is always enabled regardless of the SCxMOD2 <WBUF> settings.

8-bit data written in the transmit buffer is outputted from the TXD pin and 8 bit of data is shifted into the receive buffer when the SCLK input becomes active. The INTTXx interrupt is generated upon completion of data transmission. The INTRXx interrupt is generated when the data is moved from receive shift register to receive buffer after completion of data reception.

Note that transmit data must be written into the transmit buffer before the SCLK input for the next frame (data must be written before the point A in Figure 10-17). Data must be read before completing reception of the next frame data.

• If SCxMOD2<WBUF> is set to "1" and the double buffer is enabled.

The interrupt INTTXx is generated at the timing when the transmit buffer data is moved to the transmit shift register after completing data transmission from the transmit shift register. At the same time, data received is shifted to the shift register, it is moved to the receive buffer, and the INTRXx interrupt is generated.

Note that transmit data must be written into the transmit buffer before the SCLK input for the next frame (data must be written before the point A in Figure 12-17). Data must be read before completing reception of the next frame data.

Upon the SCLK input for the next frame, transmission from transmit shift register (in which data has been moved from transmit buffer) is started while receive data is shifted into receive shift register simultaneously.

If data in receive buffer has not been read when the last bit of the frame is received, an overrun error occurs. Similarly, if there is no data written to transmit buffer when SCLK for the next frame is input, an under-run error occurs and the dummy data (0xff) is output.






Figure 12-17 Transmit / Receive Operation in the I/O Interface Mode (SCLK Input Mode)

Page 441 2022/09/30


12.17 Operation in Each Mode

12.17.2 7-bit UART Mode

The 7-bit UART mode can be selected by setting the mode control register (SCxMOD<SM[1:0]>) to "01".

In this mode, parity bits can be added to the transmit data stream; the serial mode control register (SCxCR<PE>) controls the parity enable/disable setting. When <PE> is set to "1" (enable), either even or odd parity may be selected using the SCxCR<EVEN> bit. The length of the stop bit can be specified using SCxMOD2<SBLEN>.


The following table shows the control register settings for transmitting in the following data format.



12.17.3 8-bit UART Mode

The 8-bit UART mode can be selected by setting SCxMOD0<SM[1:0]> to "10". In this mode, parity bits can be added and parity enable/disable is controlled using SCxCR<PE>. If <PE> = "1" (enabled), either even or odd parity can be selected using SCxCR<EVEN>.

The control register settings for receiving data in the following format are as follows:





		7	6	5	4	3	2	1	0	
SCxMOD0	←	х	0	0	0	1	0	0	1	Set 8-bit UART mode
SCxCR	\leftarrow	Х	0	1	х	х	х	0	0	Odd parity enabled
SCxBRCR	\leftarrow	0	0	0	1	0	1	0	0	Set 9600bps
SCxMOD0	←	-	-	1	-	-	-	-	-	Reception enabled
x : don't care - :	no cha	nge								

12.17.4 9-bit UART Mode

The 9-bit UART mode can be selected by setting SCxMOD0 < SM[1:0] > to "11". In this mode, parity bits must be disabled (SCxCR < PE > = "0").

The most significant bit (9th bit) is written to SCxMOD0<TB8> for transmitting data. The received data is stored in SCxCR<RB8>.

When writing or reading data to/from the buffers, the most significant bit must be written or read first before writing or reading to/from SCxBUF. The stop bit length can be specified using SCxMOD2<SBLEN>.

12.17.4.1 Wake-up Function

In the 9-bit UART mode, slave controllers can be operated in the wake-up mode by setting the wake-up function control bit SCxMOD0<WU> to "1".

In this case, the interrupt INTRXx will be generated only when SCxCR<RB8> is set to "1".

Note: The TXD pin of the slave controller must be set to the open drain output mode using the PxOD register.





Figure 12-18 Serial Links to Use Wake-up Function


Page 443 2022/09/30

12.17.4.2 Protocol

- 1. Select the 9-bit UART mode for the master and slave controllers.
- 2. Set SCxMOD0<WU> to "1" for the slave controllers to make them ready to receive data.
- 3. The master controller is to transmit a single frame of data that includes the slave controller select code (8 bits). In this, the most significant bit (bit 8) <TB8> must be set to "1".



- 4. Each slave controller receives the above data frame; if the code received matches with the controller's own select code, it clears the <WU> bit to "0".
- 5. The master controller transmits data to the designated slave controller (the controller of which SCxMOD<WU> bit is cleared to "0"). In this, the most significant bit (bit 8) <TB8> must be set to "0".



6. The slave controllers with the <WU> bit set to "1" ignore the receive data because the most significant bit (bit 8) <RB8> is set to "0" and thus no interrupt (INTRXx) is generated. Also, the slave controller with the <WU> bit set to "0" can transmit data to the master controller to inform that the data has been successfully received.



13. Asynchronous Serial Channel (UART)

13.1 Overview

This device has the Asynchronous serial channel (UART) with Modem control.

Their features are given in the following.

· Transmit FIFO

8-bit width/ 32 location deep.

· Receive FIFO

12-bit width/ 32 location deep.

- · Transmit /Receive data format
 - DATA bits: 5,6,7,8 bits can be selected.
 - PARITY: use / no useSTOP bit: 1bit / 2 bits
- · FIFO ON/OFF
 - ON (FIFO mode)/
 - OFF (characters mode)
- Interrupt
 - Combined interrupt factors are output to interrupt controller.
 - The permission of each interrupt factor is programmable.
- · Baud rate generator

Generates a common transmit and receive internal clock form UART internal reference clock input.

Supports baud rates of up to 2.95Mbps at fsys = 48MHz.

- DMA
- IrDA 1.0 Function
 - Max data rate: 115.2 kbps (half-duplex).
 - support low power mode
- · Control pins

TXDx (IROUTx)

RXDx (IRINx)

 \overline{CTSx}

RINx

 \overline{RTSx}

DCDx

DSRx

DTRx

· Hardware flow control

RTS support

CTS support

13.1 Overview TMPM369FDFG/XBG

(1) UART transmit / receive data format.

Transmit / receive data format								
START	DATA (LSB → MSB)	PARITY	STOP					

(2)Receive FIFO data format

			R	eceiv	e da	ıta			Framing	Parity error	Break error	Overrun
	$(LSB \to MSB)$								error flag	flag	flag	error flag
Bit Number	0	1	2	3	4	5	6	7				
Receive 8-bit data	1	1	1	1	1	1	1	1				
Receive 7-bi data	1	1	1	1	1	1	1	0				
Receive 6-bit data	1	1	1	1	1	1	0	0				
Receive 5-bit data	1	1	1	1	1	0	0	0				



13.2 Configuration

Figure 13-1 shows UART block diagram.




Figure 13-1 UART Channel Block Diagram

13.3 Registers Description TMPM369FDFG/XBG

13.3 Registers Description

13.3.1 Registers List

The channel registers and addresses are shown below.

Channel x	Base Address
Channel4	0x4004_8000
Channel5	0x4004_9000

Register name (x= 4, 5)		Address (Base+)
UART Data register	UARTxDR	0x0000
UART Receive status register	UARTxRSR	0x0004
UART Error clear register	UARTxECR	0x0004
Reserved	-	0x0008 to 0x0017
UART Flag register	UARTxFR	0x0018
Reserved	-	0x001C
UART IrDA low-power counter	UARTxILPR	0x0020
UART Integer baud rate register	UARTxIBDR	0x0024
UART Fractional baud rate register	UARTxFBDR	0x0028
UART Line control register	UARTxLCR_H	0x002C
UART Control register	UARTxCR	0x0030
UART Interrupt FIFO level select register	UARTxIFLS	0x0034
UART Interrupt mask set/clear register	UARTxIMSC	0x0038
UART Raw interrupt status register	UARTxRIS	0x003C
UART Masked interrupt status register	UARTxMIS	0x0040
UART Interrupt clear register	UARTxICR	0x0044
UART DMA control register	UARTxDMACR	0x0048
Reserved	-	0x004C to 0x0FFF

Note: You must disable the UART before any of the control registers are reprogrammed. When the UART is disabled in the middle of transmit or receive operation, it stops after the transmission of the current character is completed.



13.3.2 UARTxDR (UART Data Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	OE	BE	PE	FE
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				DA	TA	-	-	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-12	-	R	Read as 0.
11	OE	R	Overrun error
			This bit is set to 1 if data is received and the receive FIFO is already full. In this case, the received data is not stored in the FIFO and is discarded.
			The bit is cleared to 0 once an empty space is made in the FIFO and a new data can be written to it.
10	BE	R	Break error
			This bit is set to 1 if a break condition was detected, indicating that the receive data input (defined as start, data parity, and stop bits) was held Low for a period longer than a full-word transmission time.
			In FIFO mode, this error is occurred by the highest character in FIFO. Break is occurred only when one zero character is loaded in FIFO.
			The next character is enabled when received data makes 1 (marking state) and the next effective start bit is received.
9	PE	R	Parity error
			When this bit is set to 1, it indicates that the parity of the received data does not match the parity defined by bits 2 and 7 of the UARTxLCR_H register.
			In FIFO mode, this error is occurred by the highest character in FIFO.
8	FE	R	Framing error
			When this bit is set to 1, it indicates that the received data did not have a valid stop bit (a valid stop bit is 1).
			In FIFO mode, this error is occurred by the highest character in FIFO.
7-0	DATA[7:0]	R/W	Read : Receive data
			Write : Transmit data

Page 449 2022/09/30

13.3.3 UARTxRSR (UART Receive status Register)

 $UARTxRSR \ and \ UARTxECR \ are \ mapped \ to \ same \ address.$

These functions differ in read and write operations.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	OE	BE	PE	FE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as 0.
3	OE	R	Overrun error
			This bit is set to 1 if data is received and the FIFO is already full.
			This bit is cleared 0 by writing a data to UARTxECR.
			When FIFO is already full, the received data is not stored in the FIFO. Therefore the contents of FIFO are valid and only the contents of shift register is over written. In this case, CPU must be read out a data from FIFO to make empty FIFO.
2	BE	R	Break error
			This bit is set to 1 if a break condition was detected, indicating that the receive data input (defined as start, data bit, data parity, and stop bits) was held Low for longer than a full-word transmission time.
			This bit is cleared 0 by writing a data to UARTxECR.
			In FIFO mode, this error is occurred by the highest character in FIFO. Break is occurred only when one zero character is loaded in FIFO.
			The next character is enabled when received data makes 1 (marking state) and the next effective start bit is received.
1	PE	R	Parity error
			When this bit is set to 1, it indicates that the parity of the received data does not match the parity defined by bits 2 and 7 of the UARTxLCR_H register.
			This bit is cleared 0 by writing a data to UARTxECR.
			In FIFO mode, this error is occurred by the highest character in FIFO.
0	FE	R	Framing error
			When this bit is set to 1, it indicates that the received data did not have a valid stop bit (a valid stop bit is 1).
			This bit is cleared 0 by writing a data to UARTxECR.
			In FIFO mode, this error is occurred by the highest character in FIFO.



13.3.4 UARTxECR (UART Error clear register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	OE	BE	PE	FE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as 0.
3	OE	W	
2	BE	W	A write to this register clears framing, parity, break, and overrun errors. The data value has no significance.
1	PE	W	The address of this register is the same as that of the UARTxRSR register.
0	FE	W	

Note 1: The UARTxRSR/UARTxECR register is the receive status register/error clear register. Receive status can also be read from UARTxRSR. If the status is read from this register, the status information for break, framing and parity corresponds to the data read from UARTxDR prior to reading UARTxRSR. The status information for overrun is set immediately when an overrun condition occurs. A write to UARTxECR clears the framing, parity, break and overrun errors. All the bits are cleared to 0 on reset.

Note 2: The receive data must be read first from UARTxDR before the error status associated with that data is read from UARTxRSR. This read sequence cannot be reversed because the status register UARTxRSR is updated only when the data is read from the data register UARTxDR. The status information can also be read directly from the UARTxDR register.

13.3.5 UARTxFR (UART Flag register)

The <TXFE>, <RXFF>, <TXFF>, and <RXFE> bits differ depending on the state of the <FEN> of the UARTxLCR_H register.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	RI
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-9	-	R	Read as undefined.
8	RI	R	RIng indicator flag.
			1: Modem status input = 0
7	TXFE	R	UARTxLCR_H <fen>=1 (Transmit FIFO empty flag)</fen>
			0: Not empty
			1: Empty
			UARTxLCR_H <fen>=0 (Transmit hold register empty flag)</fen>
			0: Not empty
			1: Empty
6	RXFF	R	UARTxLCR_H <fen>=1 (Receive FIFO full flag)</fen>
			0: Not full
			1: Full
			UARTxLCR_H <fen>=0 (Receive hold register full flag)</fen>
			0: Not full
			1: Full
5	TXFF	R	UARTxLCR_H <fen>=1 (Transmit FIFO full flag)</fen>
			0: Not full
			1: Full
			UARTxLCR_H <fen>=0 (Transmit hold register full flag)</fen>
			0: Not full
			1: Full
4	RXFE	R	UARTxLCR_H <fen>=1 (Receive FIFO empty flag)</fen>
			0: Not empty
			1: Empty
			UARTxLCR_H <fen>=0 (Receive hold register empty flag)</fen>
			0: Not empty
			1: Empty
3	BUSY	R	BUSY flag
			0: The UART has stopped transmitting data
			1: The UART is transmitting data. (BUSY)
2	DCD	R	Data carrier detect (DCD) flag
			0: DCDx pin is "High"
			1: DCDx pin is "Low"



Bit	Bit Symbol	Туре	Function
1	DSR	R	Data set ready (DSR) flag 0: DSRx pin is "High" 1: DSRx pin is "Low"
0	стѕ	R	Clear To Send (CTS) flag 0: CTSx pin is "High" 1: CTSx pin is "Low"

1. Transmit FIFO

The transmit FIFO is an 8-bit wide, 32-location deep FIFO memory buffer. CPU data written across the APB interface is stored in the FIFO until it is read out by the transmit logic. The transmit FIFO can be disabled to act like a one-byte holding register.

2. Receive FIFO

The receive FIFO is a 12-bit wide, 32-location deep, FIFO memory buffer. Received data and corresponding error bits are stored in the receive FIFO by the receive logic until they are read out by the CPU across the APB interface. The receive FIFO can be disabled to act like a one-byte holding register.

Page 453 2022/09/30

13.3.6 UARTxILPR(UART IrDA low-power counter Register)

	31	30	29	28	27	26	25	24				
bit symbol	-	-	-	-	-	-	-	-				
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol	-	-	-	-	-	-	-	-				
After reset	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8				
bit symbol	-	-	-	-	-	-	-	-				
After reset	0	0	0	0	0	0	0	0				
	7	6	5	4	3	2	1	0				
bit symbol		ILPDVSR										
After reset	0	0	0	0	0	0	0	0				

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as 0.
7-0	ILPDVSR[7:0]	R/W	Low-power divisor <ilpdvsr> = (f_{UARTCLK} / f_{IrLPBaud16}). The UARTxILPR register is the IrDA low-power counter register. This is an 8-bit read/write register that stores the low-power counter divisor value used to generate the IrLPBaud16 signal by dividing down of UARTCLK. All the bits are cleared to 0 when reset</ilpdvsr>

Note 1: Set this register before the UARTxCR<SIRLP> is set to 1.

Note 2: 0x00 setting is prohibited.



13.3.7 UARTxIBDR (UART integer baud rate Register)

	31	30	29	28	27	26	25	24			
bit symbol	-	-	-	-	-	-	-	-			
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol	-	-	-	-	-	-	-	-			
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				BAUD	DIVINT						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol		BAUDDIVINT									
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as undefined.
15-0	BAUD DIVINT [15:0]	R/W	Integer part of buad rate divisor. (0x0002 to 0xFFFF) This register, when put together with the fractional baud rate divisor described next, provides the baud rate divisor BAUDDIV.

- Note 1: To update the contents of UARTxIBRD internally, the write to UARTxLCR_H must always be executed last. For details, refer to the description of UARTxLCR_H.
- Note 2: Set this register before the UARTxCR<UARTEN> is set to 1.
- Note 3: 0x0000, 0x0001 setting are prohibited.
- Note 4: The value of the worst case baud rate divisor of the set value due to the baud rate shift (total error) between the transmitter side and the receiver side is as shown in the table below.(8 bit data + Parity / 9 bit data)

Total error	BAUDDIVINT(Lower limit)			
2.0% or less	0x0002			
2.8% or less	0x0003			
3.3% or less	0x0004			

13.3.8 UARTxFBDR(UART Fractional baud rate Register)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	-	-	BAUDDIVFRAC						
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-6		R	Read as 0.
5 -0	BAUDDIV FRAC [5:0]	R/W	Fractional part of baud rate divisor. 0x01 to 0x3F. The baud rate divisor is calculated as follows: Baud rate divisor BAUDDIV = (f _{UARTCLK})/ (16 × baud rate) f _{UARTCLK} is the frequency of UARTCLK. The BAUDDIV is comprised of the integer value (BAUD DIVINT) and the fractional value (BAUD DIVFRAC).

- Note 1: To update the contents of UARTxFBRD internally, the write to UARTxLCR_H must always be executed last. For details, refer to the description of UARTxLCR_H.
- Note 2: Set this register before the UARTxCR<UARTEN> is set to 1.
- Note 3: The minimum baud rate divisor is 1 and the maximum baud rate divisor is 65535. Therefore, The integral part of baud rate divisor can not be set 0. And the fractional part of baud rate divisor must be set to 0 when the integral part of baud rate divisor is 65535.

Example: Calculating the divisor value

When the required band rate is 230400 and $f_{UARTCLK} = 4$ MHz:

Baud rate divisor = $(4 \times 10^6)/(16 \times 230400) = 1.085$

Therefore, BRDI = 1 and BRDF = 0.085

Fractional part is $((0.085 \times 64) + 0.5) = 5.94$.

The integer part of this, m=0x5, should be set as the fractional baud rate divisor value.

Generated band rate divisor = 1 + 5/64 = 1.078

Generated band rate = $(4 \times 10^6)/(16 \times 1.078) = 231911$

Error = $(231911 - 230400) / 230400 \times 100 = 0.656\%$

The maximum error using a 6-bit UARTxFBRD register = $1/64 \times 100 = 1.56\%$

This error occurs when m = 1, and it is cumulative over 64 clock ticks.



13.3.9 UARTxLCR_H (UART Line Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	SPS	WL	WLEN		STP2	EPS	PEN	BRK
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	SPS	R/W	Stick parity select : refer to Table 13-1 for the truth table. When <sps>, <eps> and <pen> of the UARTxLCR_H register are set, the parity bit is transmitted and checked as a 0. When <sps> and <pen> are set and <eps> is 0, the parity bit is transmitted and checked as a 1. When this bit is cleared, the stick parity is disabled. Refer toTable 13-1 for the truth table of <sps>, <eps>, and <pen> bits.</pen></eps></sps></eps></pen></sps></pen></eps></sps>
6-5	WLEN[1:0]	R/W	Word length: 00: 5bits 01: 6bits 10: 7bits 11: 8bits This bit indicates the number of data bits transmitted or received in a frame.
4	FEN	R/W	FIFO control: 0: character mode 1: FIFO mode When this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When this bit is cleared to 0, the FIFOs are disabled (character mode) and they become 1-byte deep holding registers.
3	STP2	R/W	Stop bit select: 0: 1bit 1: 2 bits When this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for the second stop bit being received.
2	EPS	R/W	Even parity select: 0: Odd 1: Even When this bit is set to 1, even parity generation and checking are performed during transmission and reception. This function checks whether the number of 1s contained in the data bits and parity bit is even. When this bit is cleared to 0, odd parity check is performed to check whether the number of 1s is odd. This bit has no effect when parity is disabled by Parity Enable bit <pen> being cleared to 0. Refer to Table 13-1 for the truth table.</pen>
1	PEN	R/W	Parity control: 0:Disable 1: Enable When this bit is set to 1, parity check and generation are enabled. Otherwise, parity is disabled and no parity bit is added to data frames. Refer to Table 13-1 for the truth table of <sps>, <eps>, and <pen> bits.</pen></eps></sps>
0	BRK	R/W	Send break: 0: No effect 1: Send break When this bit is set to 1, the TXDx output remains LOW after the current character is transmitted. For generation of the transmit break condition, this bit must be asserted while at least one frame is or longer being transmitted. Even when the break condition is generated, the contents of the transmit FIFO are not affected.

Page 457 2022/09/30

Note: When you set UARTxLCR_H, UARTxIBRD and UARTxFBRD, UARTxLCR_H must be set at the end. When you update only UARTxIBRD or UARTxFBRD, UARTxLCR_H register must be set again.

Table 13-1 is the truth table of the <SPS>, <EPS> and <PEN> bits of the UARTxLCR H register.

Table 13-1 Truth table of UARTxLCR_H <SPS>, <EPS> and <PEN>

Parity enable <pen></pen>			Parity bit(transmitted or checked)			
0	0 × ×		No transmitted or checked			
1	1 1		Even parity			
1	1 0		Odd parity			
1	1 0		1			
1 1		1	0			



13.3.10 UARTxCR (UART Control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	CTSEN	RTSEN	-	-	RTS	DTR	RXE	TXE
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	SIRLP	SIREN	UARTEN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15	CTSEBN	R/W	CTS hardware flow control enable :
			0:Disable
			1: Enable
			When this bit is set to 1, CTS hardware flow control is enabled. Data is transmitted only after the CTSx signal has been asserted.
14	RTSEN	R/W	RTS hardware flow control enable :
			0: Disable
			1: Enable
			When this bit is set to 1, RTS hardware flow control is enabled. Data is transmitted only when there is an empty space in the receive FIFO.
13-12		R	Read as undefined.
11	RTS	R/W	Complement of the UART Request To Send (RTS) modem status output :
			0: Modem status output is 1
			1: Modem status output is 0 .
			This bit is the inverting UART Request To Send (RST) modem status output signal. When this bit is set to 1, the output is 0.
10	DTR	R/W	Complement of the UART Data Set Ready (DTS) modem status output :
			0: Modem status output is 1.
			1: Modem status output is 0.
			This bit is the inverting UART Data Transmit Ready (DTR) modem status output signal. When this bit is set to 1, the output is 0.
9	RXE	R/W	UART receive enable :
			0: Disable
			1: Enable
			When this bit is set to 1, the receive circuit of the UART is enabled. Data reception occurs for either UART function or SIR function according to the setting of <siren>. When the UART is disabled in the middle of receive operation, it completes current reception and the subsequent receptions are disabled.</siren>
8	TXE	R/W	UART transmit enable :
			0: Disable
			1: Enable
			When this bit is set to 1, the transmit circuit of the UART is enabled. Data transmission occurs for either UART function or SIR function according to the setting of <siren>. When the UART is disabled in the middle of transmit operation, it completes the current transmission before stopping.</siren>
7	Reserved	R/W	Write as zero.
6-3	Reserved	-	Read as undefined.

Page 459 2022/09/30

Bit	Bit Symbol	Туре	Function
2	SIRLP	R/W	IrDA encoding mode select for transmitting 0 bit :
			0 : 0 bit are transmitted as an active high pulse of 3/16th of the bit period.
			1 : 0 bit are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal.
			<sirlp> selects IrDA encoding mode. When this bit is cleared to 0, 0 bits of the IrDA transmission data are transmitted as an active high pulse (IROUT) with a width of 3/16th of the bit period. When this bit is set to 1, 0 bits of the IrDA transmission data are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal. Setting this bit can reduce power consumption but might decrease transmission distances.</sirlp>
1	SIREN	R/W	SIR enable :
			0 : Disable
			1 : Enable
			When this bit is set to 1, the IrDA circuit is enabled. To use the UART, the <uarten> must be set to 1. When the IrDA circuit is enabled, the IROUT and IRIN pins are enabled. The TXD pin remains in the marking state (set to 1). Signal transitions on the RXD pin or modem status input have no effect. When IrDA circuit is disabled, IROUT remains cleared to 0 (no light pulse is generated) and the IRIN pin has no effect.</uarten>
0	UARTEN	R/W	UART enable :
			0 : Disable
			1 : Enable
			When this bit is set to 1, the UART is enabled. Data transmission and reception occur for either UART function or SIR function according to the setting of <siren>. When the UART is disabled in the middle of transmit or receive operation, it completes current transmission or reception before stopping.</siren>



13.3.11 UARTxIFLS (UART interrupt FIFO level select register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	RXIFLSEL TXIFLSEL					
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	_	R	Read as undefined .
5-3	RXIFLSEL[2:0]	R/W	Receive interrupt FIFO level select (1 word = 12 bits): The trigger points for the receive interrupt are as follows
			000: Receive FIFO becomes ≥ 1/8 full
			001: Receive FIFO becomes ≥ 1/4 full
			010: Receive FIFO becomes ≥ 1/2 full
			011: Receive FIFO becomes ≥ 3/4 full
			100: Receive FIFO becomes ≥ 7/8 full
			101to 111: Reserved
2-0	TXIFSEL[2:0]	R/W	Transmit FIFO level select (1 word = 8 bits): The trigger points for the transmit interrupt are as follows:
			000: Transmit FIFO becomes ≤ 1/8 full
			001: Transmit FIFO becomes ≤ 1/4 full
			010: Transmit FIFO becomes ≤ 1/2 full
			011: Transmit FIFO becomes ≤ 3/4 full
			100: Transmit FIFO becomes ≤ 7/8 full
			101 to 111: Reserved

The UARTxIFLS register is the interrupt FIFO level select register. This register is used to define the FIFO level at which UARTTXINTR and UARTRXINTR are generated.

The interrupts are generated based on a transition through a level rather than based on the level. For example, an interrupt is generated at a point when the third word has been stored in the receive FIFO which contained two words.

Page 461 2022/09/30

TMPM369FDFG/XBG


13.3.12 UARTxIMSC (UART Interrupt mask set/clear Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 -	11 -	10 OEIM	9 BEIM	8 PEIM
bit symbol After reset								
	-	-	-	-	-	OEIM	BEIM	PEIM
	- 0	- 0	- 0	- 0	- 0	OEIM 0	BEIM	PEIM 0


Bit	Bit Symbol	Туре	Function
31-11	-	R	Read as undefined.
10	OEIM	R/W	Overrun error interrupt mask :
			0: Clear the mask
			1: Set the mask
9	BEIM	R/W	Break error interrupt mask :
			0: Clear the mask
			1: Set the mask
8	PEIM	R/W	Parity error interrupt mask :
			0: Clear the mask
			1: Set the mask
7	FEIM	R/W	Framing error interrupt mask :
			0: Clear the mask
			1: Set the mask
6	RTIM	R/W	Receive time out interrupt mask :
			0: Clear the mask
			1: Set the mask
5	TXIM	R/W	Transmit FIFO interrupt mask :
			0: Clear the mask
			1: Set the mask
4	RXIM	R/W	Receive FIFO interrupt mask :
			0: Clear the mask
			1: Set the mask
3	DSRMIM	R/W	DSR modem interrupt mask :
			0: Clear the mask
		-	1: Set the mask
2	DCDMIM	R/W	DCD modem interrupt mask :
			0: Clear the mask
			1: Set the mask
1	CTSMIM	R/W	CTS modem interrupt mask :
			0: Clear the mask
		1	1: Set the mask
0	RIMIM	R/W	RIN modem interrupt mask :
			0: Clear the mask
			1: Set the mask.



- UART interrupt generation block diagrams.
 - 1. Block diagram of the break error <BE>, parity error <PE> and framing error <PE> flags



- The interrupt request flag state changes in real time and is retained in the F/F. Each flag can be cleared by a write to the corresponding bit in the interrupt clear register.
- 2. Block diagram of the overrun error <OE> flag.



• The interrupt request flag state by the overrun error <OE> flag changes in real time and its state is not retained . And the <OE> flag is cleared by a read of receive FIFO.

Page 463 2022/09/30

13.3.13 UARTxRIS (UART Raw interrupt status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	OERIS	BERIS	PERIS
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	FERIS	RTRIS	TXRIS	RXRIS	DSRRMIS	DCDRMIS	CTSRMIS	RIRMIS
After reset	0	0	0	0	Undefined	Undefined	Undefined	Undefined

Bit	Bit Symbol	Туре	Function
31-11	-	R	Read as undefined.
10	OERIS	R	Overrun error raw interrupt status :
			0: Interrupt not requested
			1: Interrupt requested.
9	BERIS	R	Break error raw interrupt status :
			0: Interrupt not requested
			1: Interrupt requested.
8	PERIS	R	Parity error raw interrupt status :
			0: Interrupt not requested
			1: Interrupt requested.
7	FERIS	R	Framing error raw interrupt status :
			0: Interrupt not requested
			1: Interrupt requested.
6	RTRIS	R	Receive time out raw interrupt status :
			0: Interrupt not requested
		-	1: Interrupt requested.
5	TXRIS	R	Transmit raw interrupt status :
			0: Interrupt not requested
		-	1: Interrupt requested.
4	RXRIS	R	Receive raw interrupt status :
			0: Interrupt not requested
		<u> </u>	1: Interrupt requested.
3	DSRRMIS	R	DSR modem raw interrupt status :
			0: Interrupt not requested
	2022140	-	1: Interrupt requested.
2	DCDRMIS	R	DCD modem raw interrupt status :
			0: Interrupt not requested 1: Interrupt requested.
	OTODANO	-	
1	CTSRMIS	R	CTS modem raw interrupt status : 0: Interrupt not requested
			1: Interrupt requested
0	RIRMIS	R	RIN modem raw interrupt status :
J	LIKINIO	"	0: Interrupt not requested
			Interrupt not requested Interrupt requested.
<u> </u>		ļ.	1. Interrupt requestion.

Note: All the bits, except the modem raw status interrupt bits (bits 3 to 0), are cleared to 0 when reset. The modem status bit are undefined after reset.



13.3.14 UARTxMIS (UART Masked interrupt status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	OEMIS	BEMIS	PEMIS
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	FEMIS	RTMIS	TXMIS	RXMIS	DSRMMIS	DCDMMIS	CTSMMIS	RIMMIS
After reset	0	0	0	0	Undefined	Undefined	Undefined	Undefined

Bit	Bit Symbol	Туре	Function
31-11	-	R	Read as undefined.
10	OEMIS	R	Overrun error masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
9	BEMIS	R	Break error masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
8	PEMIS	R	Parity error masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
7	FEMIS	R	Framing error masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
6	RTMIS	R	Receive time out masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
5	TXMIS	R	Transmit masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
4	RXMIS	R	Receive masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
3	DSRMMIS	R	DSR modem masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
2	DCDMMIS	R	DCD modem masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
1	CTSMMIS	R	CTS modem masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.
0	RIMMIS	R	RIN modem masked interrupt status: 0: Interrupt not requested. 1: Interrupt requested.

Note: All the bits, except the modem masked status interrupt bits (bits 3 to 0), are cleared to 0 when reset. The modem status bits are undefined after reset.

13.3.15 UARTxICR (UART Interrupt clear register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	OEIC	BEIC	PEIC
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	FEIC	RTIC	TXIC	RXIC	DSRMIC	DCDMIC	CTSMIC	RIMIC
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-11	-	R	Write 0.
10	OEIC	W	Overrun error interrupt clear : 0: Invalid 1: Clear
9	BEIC	W	Break error interrupt clear : 0: Invalid 1: Clear
8	PEIC	W	Parity error interrupt clear : 0: Invalid 1: Clear
7	FEIC	W	Framing error interrupt clear : 0: Invalid 1: Clear
6	RTIC	W	Received time out interrupt clear : 0: Invalid 1: Clear
5	TXIC	W	Transmit interrupt clear : 0: Invalid 1: Clear
4	RXIC	W	Receive interrupt clear : 0: Invalid 1: Clear
3	DSRMIC	W	DSR modem interrupt clear : 0: Invalid 1: Clear
2	DCDMIC	W	DCD modem interrupt clear : 0: Invalid 1: Clear
1	СТЅМІС	W	CTS modem interrupt clear : 0: Invalid 1: Clear
0	RIMIC	W	RIN modem interrupt clear : 0: Invalid 1: Clear

Note:The UARTxICR register is a write-only interrupt clear register. When a bit of this register is set to 1, the associated interrupt is cleared. A write of 0 to any bit of this register is invalid.



13.3.16 UARTxDMACR (UART DMA control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	DMAONERR	TXDMAE	RXDMAE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as undefined.
2	DMAONERR	R/W	DMA on error : 0: Not available 1: Available
			When this bit is set to 1, the DMA receive request output, UARTRXDMASREQ or UARTRXDMABREQ, is disabled on assertion of a UART error interrupt.
1	TXDMAE	R/W	Transmit FIFO DMA enable : 0: Disable 1: Enable
0	RXDMAE	R/W	Receive FIFO DMA enable : 0: Disable 1: Enable

Note 1: For example, if 19 characters have to be received and the watermark level is programmed to be four, then the DMA controller transfers four bursts of four characters and three single transfers to complete the stream.

Note 2: The bus width must be set to 8 bits, if you transfer the data of transmit/ receive FIFO by using DMAC.

Page 467 2022/09/30

3.4 Operation Description TMPM369FDFG/XBG

13.4 Operation Description

13.4.1 Baud rate generator

The baud rate generator contains the internal Baud16 clock circuit which controls the timing of UART transmit and receive, and the internal IrLPBaud16 circuit which generates the pulse width of the IrDA encoded transmit bit stream when in low-power mode.

13.4.2 Transmit FIFO

The transmit FIFO is an 8-bit wide, 32-location deep, FIFO memory buffer. CPU data written across the APB interface is stored in the FIFO until it is read out by the transmit logic. You can disable the transmit FIFO to act like a one-byte holding register.

13.4.3 Receive FIFO

The receive FIFO is a 12-bit wide, 32 locations deep, FIFO memory buffer. Received data and corresponding error bits are stored in the receive FIFO by the receive logic until they are read out by the CPU across the APB interface. The receive FIFO can be disabled to act like a one-byte holding register.

13.4.4 Transmit logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. Control logic outputs the serial bit stream beginning with a start bit, data bits with the Least Significant Bit (LSB) first, followed by the parity bit, and then the stop bits according to the programmed configuration in control registers.

13.4.5 Receive logic

The receive logic performs serial-to-parallel conversion on the received bit stream after a start bit has been detected. Error check for overrun, parity and frame and line break detection are also performed. Their error bit data is written to the receive FIFO.

13.4.6 Interrupt generation logic

UART outputs a maskable combined interrupt for every interrupt sources.

13.4.7 Interrupt timing

Interrupt type	Interrupt timing			
Overrun error	After receiving the stop bit of Overflow data			
Break error	After receiving STOP bit			
Parity error	After receiving parity data			
Frame error	After receiving frame over bit			
Receive time out error	After 511 clocks(Baud16) from Receive FIFO data storage			
Transmit interrupt	After transmitting the last data (MSB data)			
Receive interrupt	After receiving STOP bit			

Note: STOP bit in above table means the last STOP bit. (The number of STOP bit can be selected among 1 or 2.)



13.4.8 UART interrupt block




Figure 13-2 UART interrupt block

13.4.9 DMA interface

The UART support DMA controller.

13.4.10 IrDA circuit description

The IrDA is comprised of:

- · IrDA SIR transmit encoder
- · IrDA SIR receive decoder

Note: The transmit encoder output (IROUT) has the opposite polarity to the receive decoder input (IRIN). Please refer to Figure 13-4

Page 469 2022/09/30




Figure 13-3 IrDA Circuit Block Diagram




Figure 13-4 IrDA Data Modulation

13.4.11 Hardware flow control

The hardware flow control feature is fully selectable, and enables you to control the serial data flow by using the \overline{RTSx} output and \overline{CTSx} input signals.

Figure 13-5 shows how the two devices can communicate with each other using hardware flow control.






Figure 13-5 Hardware Flow Control

1. RTS flow control

The RTS flow control logic is linked to the programmable receive FIFO watermark levels. When RTS flow control is enabled, the $\overline{\text{RTSx}}$ is asserted until the receive FIFO is filled up to the watermark level.

When the amount of data stored in the receive FIFO exceeds watermark level, the \overline{RTSx} signal is deasserted, indicating that there is no more room to receive.

The RTSx signal is reasserted when data has been read out of the receive FIFO and it is filled to less than the watermark level.

Even if RTS flow control is disabled, communication can be enabled.

2. CTS flow control

If CTS flow control is enabled, then the transmitter checks the $\overline{\text{CTSx}}$ signal before transmitting. If the $\overline{\text{CTSx}}$ signal is asserted, it transmits the byte, otherwise transmission does not occur.

The data transmission continues while \overline{CTSx} is asserted and the transmit FIFO is not empty. If the transmit FIFO is empty, no data is transmitted even when the \overline{CTSx} signal is asserted.

If the CTSx signal is deasserted while CTS flow control is enabled, the current data transmission is completed before stopping.

Even if CTS flow control is disabled, communication can be enabled.

UAR	TxCR	DTC	Di-ti		
<ctsen></ctsen>	<rtsen></rtsen>	RTSx	Description		
1	1	0 (note)	Both RTS and CTS flow control enabled.		
1	0	1	Only CTS flow control enabled.		
0	1	0 (note)	Only RTS flow control enabled.		
0	0	1	Both RTS and CTS flow control disabled.		

Note: During in the <RTSEN>=1(Enable), the RTSx is set to 0(Enable) until the receive FIFO is filled up to the watermark level.

13. Asynchronous Serial Channel (UART)

13.4 Operation Description TMPM369FDFG/XBG



14. Serial Bus Interface (I2C/SIO)

The TMPM369FDFG/XBG contains 3 Serial Bus Interface (I2C/SIO) channels, in which the following two operating modes are included:

- I2C bus mode (with multi-master capability)
- · Clock-synchronous 8-bit SIO mode

In the I2C bus mode, the I2C/SIO is connected to external devices via SCL and SDA.

In the clock-synchronous 8-bit SIO mode, the I2C/SIO is connected to external devices via SCK, SI and SO.

The following table shows the programming required to put the I2C/SIO in each operating mode.

Table 14-1 Port settings for using serial bus interface

channel	Operating mode	pin	Port Function Reg- ister	Port Output Control Register	Port Input Control Register	Port Open Drain Output Control Register
	I2C bus mode	SCL0 :PK3 SDA0 :PK2	PKFR3[3:2] = 11	PKCR[3:2] = 11	PKIE[3:2] = 11	PKOD[3:2] = 11
SBI0	SIO mode	SCK0 :PK4 SI0 :PK3 SO0 :PK2	PKFR3[4:2] = 111	PKCR[4:2] = 101(SCK0 output) PKCR[4:2] = 001(SCK0 input)	PKIE[4:2] = 010(SCK0 output) PKIE[4:2] = 110(SCK0 input)	PKOD[4:2] = xxx
	I2C bus mode	SCL1:PF6 SDA1:PF7	PFFR4[6:5] = 11	PFCR[6:5] = 11	PFIE[6:5] = 11	PFOD[6:5] = 11
SBI1	SIO mode	SCK1 :PF5 SI1 :PF6 SO1 :PF7	PFFR4[7:5] = 111	PFCR[7:5] = 101(SCK0 output) PFCR[7:5] = 100(SCK0 input)	PFIE[7:5] = 010(SCK0 output) PFIE[7:5] = 011(SCK0 input)	PFOD[7:5] = xxx
	I2C bus mode	SCL2:PH1 SDA2:PH0	PHFR5[1:0] = 11	PHCR[1:0] = 11	PHIE[1:0] = 11	PHOD[1:0] = 11
SBI2	SIO mode	SCK2 :PH2 SI2 :PH1 SO2 :PH0	PHFR5[2:0] = 111	PHCR[2:0] = 101(SCK0 output) PHCR[2:0] = 001(SCK0 input)	PHIE[2:0] = 010(SCK0 output) PHIE[2:0] = 110(SCK0 input)	PHOD[2:0] = xxx

Note:x: Don't care

14.1 Configuration TMPM369FDFG/XBG

14.1 Configuration

The configuration is shown in Figure 14-1.




Figure 14-1 (I2C/SIO) Block Interface



14.2 Register

The following registers control the serial bus interface and provide its status information for monitoring.

The register below performs different functions depending on the mode. For details, refer to "14.4 Control Registers in the I2C Bus Mode" and "14.7 Control register of SIO mode".

14.2.1 Registers for each channel

The tables below show the registers and register addresses for each channel.

Channel x	Base Address
Channel0	0x400E_0000
Channel1	0x400E_0100
Channel2	0x400E_0200


Register name(x=0,1,2,)		Address(Base+)
Control register 0	SBIxCR0	0x0000
Control register 1	SBIxCR1	0x0004
Data buffer register	SBIxDBR	0x0008
I2C bus address register	SBIxI2CAR	0x000C
Control register 2	SBIxCR2 (writing)	0,40040
Status register	SBIxSR (reading)	0x0010
Baud rate register 0	SBIxBR0	0x0014

14.3 I2C Bus Mode Data Format TMPM369FDFG/XBG


14.3 I2C Bus Mode Data Format

Figure 14-2 shows the data formats used in the I2C bus mode.


(a) Addressing format



(b) Addressing format (with repeated start condition)



(c) Free data format (master-transmitter to slave-receiver)



Note) S: Start condition
R/W: Direction bit
ACK: Acknowledge bit
P: Stop condition

Figure 14-2 I2C Bus Mode Data Formats



14.4 Control Registers in the I2C Bus Mode

The following registers control the serial bus interface in the I2C bus mode and provide its status information for monitoring.

14.4.1 SBIxCR0(Control register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	SBIEN	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	SBIEN	R/W	Serial bus interface operation
			0:Disable
			1:Enable
			To use the serial bus interface, enable this bit first.
			For the first time in case of setting to enable, the relevant SBI registers can be read or written.
			Since all clocks except SBIxCR0 stop if this bit is disabled, power consumption can be reduced by disabling
			this bit.
			If this bit is disabled after it's been enabled once, the settings of each register are retained.
6-0	-	R	Read as 0.

Note: To use the serial bus interface, enable this bit first.

14.4.2 SBIxCR1(Control register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	BC			ACK	-	SCK2	SCK1	SCK0 / SWRMON
After reset	0	0	0	0	1	0	0	1(Note3)

Bit	Bit Symbol	Туре		Function							
31-8	-	R	Read as 0.	Read as 0.							
7-5	BC[2:0]	R/W	Select the number of	Select the number of bits per transfer (Note 1)							
				When <a< td=""><td>CK> = 0</td><td>When <a< td=""><td>CK> = 1</td><td>]</td><td></td></a<></td></a<>	CK> = 0	When <a< td=""><td>CK> = 1</td><td>]</td><td></td></a<>	CK> = 1]			
			<bc></bc>	Number of clock cycles	Data length	Number of clock cycles	Data length	-			
			000	8	8	9	8	1			
			001	1	1	2	1	1			
			010	2	2	3	2	1			
			011	3	3	4	3	1			
			100	4	4	5	4	1			
			101	5	5	6	5	1			
			110	6	6	7	6]			
			111	7	7	8	7				
			0: Acknowledgemen 1: Acknowledgemen Slave mode 0: Acknowledgemen 1: Acknowledgemen	t clock pulse is	generated.						
3	-	R	Read as 1.								
2-1	SCK[2:1]	R/W	Select internal SCL	output clock fre	quency (Note	2).					
0	SCK[0]	w	000 001 010 011 100 101 110	n = 5 n = 6 n = 7 n = 8 n = 9 n = 10 n = 11	769kHz 588kHz 400 kHz 244 kHz 137 kHz 73 kHz 38 kHz reserved		n Clock: fsys (gear : fc/1 $\frac{fsys}{2^n + 7}$	=80MHz)			
	SWRMON	R	On reading <swrm 0:software="" 1:software="" ope="" ope<="" reset="" td=""><td>eration is in pro</td><td>gress.</td><td>monitor</td><td></td><td></td><td></td></swrm>	eration is in pro	gress.	monitor					



- Note 1: Clear <BC[2:0]> to "000" before switching the operation mode to the SIO mode.
- Note 2: For details on the SCL line clock frequency, refer to "14.5.1 Serial Clock".
- Note 3: After a reset, the <SCK[0]/SWRMON> bit is read as "1". However, if the SIO mode is selected at the SBIxCR2 register, the initial value of the <SCK[0]> bit is "0".
- Note 4: The initial value for selecting a frequency is <SCK[2:0]>=000 and is independent of the read initial value.
- Note 5: When <BC[2:0]>="001" and <ACK>="0" in master mode, SCL line may be fixed to "L" by falling edge of SCL line after generation of STOP condition and the other master devices can not use the bus. In the case of bus which is connected with several master devices, the bumber of bits per transfer should be set equal or more than 2 before generation of STOP condition.

Page 479 2022/09/30

14.4.3 SBIxCR2(Control register 2)

This register serves as SBIxSR register by reading it.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MST	TRX	ВВ	PIN	SBIM		SW	RST
After reset	0	0	0	4	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	MST	W	Select master/slave
			0: Slave mode
			1: Master mode
6	TRX	W	Select transmit/ receive
			0: Receive
			1: Transmit
5	ВВ	W	Start/stop condition generation
			0: Stop condition generated
			1: Start condition generated
4	PIN	W	Clear INTSBIx interrupt request
			0: –
			1: Clear interrupt request
3-2	SBIM[1:0]	W	Select serial bus interface operating mode (Note1)
			00: Port mode (Disables a serial bus interface output)
			01: SIO mode
			10: I2C bus mode
			11: Reserved
1-0	SWRST[1:0]	W	Software reset generation
			Write "10" followed by "01" to generate a reset.
			When writing, set <sbim[1:0]> to "10"; I2Cbus mode.</sbim[1:0]>

Note1: Make sure that modes are not changed during a communication session. Ensure that the bus is free before switching the operating mode to the port mode. Ensure that the port is at the "High" level before switching the operating mode from the port mode to the I2C bus or clock-synchronous 8-bit SIO mode.

Note2:Don't change the contents of the registers, except I2CxCR2<SWRST[1:0]>, when the start condition is generated, the stop condition is generated or the data transfer is in progress.

Write data to the registers before the start condition is generated or during the period from when an interrupt request is generated for stopping the data transfer until it is released.



14.4.4 SBIxSR (Status Register)

This register serves as SBIxCR2 by writing to it.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MST	TRX	ВВ	PIN	AL	AAS	ADO	LRB
After reset	0	0	0	1	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	MST	R	Master/slave selection monitor
			0: Slave mode
			1: Master mode
6	TRX	R	Transmit/receive selection monitor
			0: Receive
			1: Transmit
5	ВВ	R	I2C bus state monitor
			0: Free
			1: Busy
4	PIN	R	INTSBlx interrupt request monitor
			0:Interrupt request generated
			1: Interrupt request cleared
3	AL	R	Arbitration lost detection
			0: –
			1:Detected
2	AAS	R	Slave address match detection
			0: –
			1: Detected
			(This bit is set when the general call is detected as well.)
1	ADO	R	General call detection
			0: –
			1:Detected
0	LRB	R	Last received bit monitor
			0:Last received bit "0"
			1:Last received bit "1"

Page 481 2022/09/30

14.4 Control Registers in the I2C Bus Mode

14.4.5 SBIxBR0(Serial bus interface baud rate register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset				- 0	- 0	10 - 0	9 - 0	- 0
	-	-	-	-	-	-	-	-
	-	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	-	R	Read as 1.
6	I2SBI	R/W	Operation at the IDLE mode 0: Stop 1: Operate
5-1	-	R	Read as 1.
0	-	R/W	Be sure to write "0".

14.4.6 SBIxDBR (Serial bus interface data buffer register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	7	6	5		3 B	2	1	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7-0	DB[7:0]	R (Receive)/ W (Transmit)	

Note 1: The transmission data must be written in to the register from the MSB (bit 7). The received data is stored in the LSB.

Note 2: Since SBIxBDR has independent buffers for writing and reading, a written data cannot be read. Thus, read-modify-write instructions, such as bit manipulation, cannot be used.



14.4.7 SBIxI2CAR (I2Cbus address register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				SA				ALS
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function	
31-8	-	R	Read as 0.	
7-1	SA[6:0]	R/W	Set the slave address when the SBI acts as a slave device.	
0	ALS	R/W	necify address recognition mode. Recognize its slave address.	
			1: Do not recognize its slave address (free-data format).	

Note 1: Please set the bit 0 <ALS> of I2C bus address register SBIxI2CAR to "0", except when you use a free data format. It operates as a free data format when setting it to "1". Selecting the master fixes to transmission. Selecting the slave fixes to reception.

Note 2: Do not set SBIxI2CAR to "0x00" in slave mode. (If SBIxI2CAR is set to "0x00", it's recognized that the slave address matches the START byte ("0x01") of the I2C standard received in slave mode.)

Page 483 2022/09/30

14.5 Control in the I2C Bus Mode TMPM369FDFG/XBG

14.5 Control in the I2C Bus Mode

14.5.1 Serial Clock

14.5.1.1 Clock source

SBIxCR1<SCK[2:0]> specifies the maximum frequency of the serial clock to be output from the SCL pin in the master mode.




Figure 14-3 Clock source

Note: The maximum speeds in the standard and high-speed modes are specified to 100kHz and 400kHz respectively following the communications standards. Notice that the internal SCL clock frequency is determined by the fsys used and the calculation formula shown above.

14.5.1.2 Clock Synchronization

The I2C bus is driven by using the wired-AND connection due to its pin structure. The first master that pulls its clock line to the "Low" level overrides other masters producing the "High" level on their clock lines. This must be detected and responded by the masters producing the "High" level.

Clock synchronization assures correct data transfer on a bus that has two or more master.

For example, the clock synchronization procedure for a bus with two masters is shown below.




Figure 14-4 Example of Clock Synchronization

At the point a, Master A pulls its internal SCL output to the "Low" level, bringing the SCL bus line to the "Low" level. Master B detects this transition, resets its "High" level period counter, and pulls its internal SCL output level to the "Low" level.



Master A completes counting of its "Low" level period at the point b, and brings its internal SCL output to the "High" level. However, Master B still keeps the SCL bus line at the "Low" level, and Master A stops counting of its "High" level period counting. After Master A detects that Master B brings its internal SCL output to the "High" level and brings the SCL bus line to the "High" level at the point c, it starts counting of its "High" level period.

After that Master finishes counting the "High" level period, the Master pulls the SCL pin to "Low" and the SCL bus line becomes "Low".

This way, the clock on the bus is determined by the master with the shortest "High" level period and the master with the longest "Low" level period among those connected to the bus.

14.5.2 Setting the Acknowledgement Mode

Setting SBIxCR1<ACK> to "1" selects the acknowledge mode. When operating as a master, the SBI adds one clock for acknowledgment signal. In slave mode, the clock for acknowledgement signals is counted. In transmitter mode, the SBI releases the SDAx pin during clock cycle to receive acknowledgement signals from the receiver. In receiver mode, the SBI pulls the SDAx pin to the "Low" level during the clock cycle and generates acknowledgement signals. Also in slave mode, if a general-call address is received, the SBI pulls the SDAx pin to the "Low" level during the clock cycle and generates acknowledgement signals.

By setting <ACK> to "0", the non-acknowledgment mode is activated. When operating as a master, the SBI does not generate clock for acknowledgement signals. In slave mode, the clock for acknowledgement signals is counted.

14.5.3 Setting the Number of Bits per Transfer

SBIxCR1<BC[2:0]> specifies the number of bits of the next data to be transmitted or received.

Under the start condition, <BC[2:0]> is set to "000", causing a slave address and the direction bit to be transferred in a packet of eight bits. At other times, <BC[2:0]> keeps a previously programmed value.

14.5.4 Slave Addressing and Address Recognition Mode

Setting "0" to SBIxI2CAR<ALS> and a slave address in SBIxI2CAR<SA[6:0]> sets addressing format, and then the SBI recognizes a slave address transmitted by the master device and receives data in the addressing format.

If <ALS> is set to "1", the SBI does not recognize a slave address and receives data in the free data format. In the case of free data format, a slave address and a direction bit are not recognized; they are recognized as data immediately after generation of the start condition.

14.5.5 Operating mode

The setting of SBIxCR2<SBIM[1:0]> controls the operating mode. To operate in I2C mode, ensure that the serial bus interface pins are at "High" level before setting <SBIM[1:0]> to "10". Also, ensure that the bus is free before switching the operating mode to the port mode.

Page 485 2022/09/30

14.5.6 Configuring the SBI as a Transmitter or a Receiver

Setting SBIxCR2<TRX> to "1" configures the SBI as a transmitter. Setting <TRX> to "0" configures the SBI as a receiver.

At the slave mode:

- · when data is transmitted in the addressing format.
- when the received slave address matches the value specified at SBIxI2CAR.
- · when a general-call address is received; i.e., the eight bits following the start condition are all zeros.

If the value of the direction bit (R/\overline{W}) is "1", $\langle TRX \rangle$ is set to "1" by the hardware. If the bit is "0", $\langle TRX \rangle$ is set to "0".

As a master device, the SBI receives acknowledgement from a slave device. If the direction bit of "1" is transmitted, <TRX> is set to "0" by the hardware. If the direction bit is "0", <TRX> changes to "1". If the SBI does not receive acknowledgement, <TRX> retains the previous value.

<TRX> is cleared to "0" by the hardware when it detects the stop condition on the bus or the arbitration lost.

If SBI is used in free data format, <TRX> is not changed by the hardware.

14.5.7 Configuring the SBI as a Master or a Slave

Setting SBIxCR2<MST> to "1" configures the SBI to operate as a master device.

Setting <MST> to "0" configures the SBI as a slave device. <MST> is cleared to "0" by the hardware when it detects the stop condition on the bus or the arbitration lost.

14.5.8 Generating Start and Stop Conditions

When SBIxSR<BB> is "0", writing "1" to SBIxCR2<MST, TRX, BB, PIN> causes the SBI to start a sequence for generating the start condition and to output the slave address and the direction bit prospectively written in the data buffer register. <ACK> must be set to "1" in advance.




Figure 14-5 Generating the Start Condition and a Slave Address

When <BB> is "1", writing "1" to <MST, TRX, PIN> and "0" to <BB> causes the SBI to start a sequence for generating the stop condition on the bus. The contents of <MST, TRX, BB, PIN> should not be altered until the stop condition appears on the bus.



If SCL bus line is pulled "Low" by other devices when the stop condition is generated, the stop condition is generated after the SCL line is released.




Figure 14-6 Generating the Stop Condition

SBIxSR<BB> can be read to check the bus state. <BB> is set to "1" when the start condition is detected on the bus (the bus is busy), and cleared to "0" when the stop condition is detected (the bus is free).

14.5.9 Interrupt Service Request and Release

In master mode, a serial bus interface request (INTSBIx) is generated when the transfer of the number of clock cycles set by <BC> and <ACK> is completed.

In slave mode, INTSBIx is generated under the following conditions.

- After output of the acknowledge signal which is generated when the received slave address matches the slave address set to SBIxI2CAR<SA[6:0]>.
- · After the acknowledge signal is generated when a general-call address is received.
- · When the slave address matches or a data transfer is completed after receiving a general-call address.

In the address recognition mode (<ALS> = "0"), INTSBIx is generated when the received slave address matches the values specified at SBIxI2CAR or when a general-call (eight bits data following the start condition is all "0") is received.

When an interrupt request (INTSBIx) is generated, SBIxCR2<PIN> is cleared to "0". While <PIN> is cleared to "0", the SBI pulls the SCL line to the "Low" level.

<PIN> is set to "1" when data is written to or read from SBIxDBR. It takes a period of t_{LOW} for the SCL line to be released after <PIN> is set to "1". When the program writes "1" to <PIN>, it is set to "1". However, writing "0" does not clear this bit to "0".

Note: When arbitration occurs while a slave address and direction bit are transferred in the master mode, <PIN> is cleared to "0" and INTSBIx occurs. This does not relate to whether a slave address matches <SA>.

14.5.10 Arbitration Lost Detection Monitor

The I2C bus has the multi-master capability (there are two or more masters on a bus), and requires the bus arbitration procedure to ensure correct data transfer.

A master that attempts to generate the start condition while the bus is busy loses bus arbitration, with no start condition occurring on the SDA and SCL lines. The I2C-bus arbitration takes place on the SDA line.

The arbitration procedure for two masters on a bus is shown below.

Up until the point a, Master A and Master B output the same data. At the point a, Master A outputs the "Low" level and Master B outputs the "High" level.

Then Master A pulls the SDA bus line to the "Low" level because the line has the wired-AND connection. When the SCL line goes high at the point b, the slave device reads the SDA line data, i.e., data transmitted by Master A. At this time, data transmitted by Master B becomes invalid.

This condition of Master B is called "Arbitration Lost". Master B releases its SDA pin, so that it does not affect the data transfer initiated by another master. If two or more masters have transmitted exactly the same first data word, the arbitration procedure continues with the second data word.




Figure 14-7 Lost Arbitration

A master compares the SDA bus line level and the internal SDA output level at the rising of the SCL line. If there is a difference between these two values, Arbitration Lost occurs and SBIxSR<AL> is set to "1".

When an arbitration lost occures, SBIxSR<MST>and<TRX> are cleared to "0", causing the SBI to operate as a slave receiver and it stops the clock output during data transfer after<AL> is set to "1".

If the master device which sends a slave address and direction bit generaters Arbitration lost, it receives a slave address and direction bit which are sent by other master devices as slave device.

Regardless of whether a received slave address matches <SA>, <PIN> is cleared to "0" and INTSBIx occurs.

<AL> is cleared to "0" when data is written to or read from SBIxDBR or data is written to SBIxCR2.




Figure 14-8 Example of Master B Lost Arbitration (D7A = D7B, D6A = D6B)

14.5.11 Slave Address Match Detection Monitor

When the SBI operates as a slave device in the address recognition mode (SBIxI2CAR<ALS>="0"), SBIxSR<AAS> is set to "1" on receiving the general-call address or the slave address that matches the value specified at SBIxI2CAR.

When <ALS> is "1", <AAS> is set to "1" when the first data word has been received. <AAS> is cleared to "0" when data is written to or read from SBIxDBR.

14.5.12 General-call Detection Monitor

When the SBI operates as a slave device, SBIxSR<ADO> is set to "1" when it receives the general-call address; i.e., the eight bits following the start condition are all zeros.

<ADO> is cleared to "0" when the start or stop condition is detected on the bus.

14.5.13 Last Received Bit Monitor

SBIxSR<LRB> is set to the SDA line value that was read at the rising of the SCL line.

In the acknowledgment mode, reading SBIxSR<LRB> immediately after generation of the INTSBIx interrupt request causes ACK signal to be read.

14.5.14 Data Buffer Register (SBIxDBR)

Reading or writing SBIxDBR initiates reading received data or writing transmitted data.

When the SBI is acting as a master, setting a slave address and a direction bit to this register generates the start condition.

14.5 Control in the I2C Bus Mode TMPM369FDFG/XBG

14.5.15 Baud Rate Register (SBIxBR0)

The SBIxBR0<I2SBI> register determines if the SBI operates or not when it enters the IDLE mode.

This register must be programmed before executing an instruction to switch to the standby mode.

14.5.16 Software Reset

If the serial bus interface circuit locks up due to external noise, it can be initialized by using a software reset.

Writing "10" followed by "01" to SBIxCR2<SWRST[1:0]> generates a reset signal that initializes the serial bus interface circuit. When writing, set <SBIM[1:0]> to "10"; I2Cbus mode. After a reset, all control registers and status flags are initialized to their reset values. When the serial bus interface is initialized, <SWRST> is automatically cleared to "0".

Note: A software reset causes the SBI operating mode to switch from the I2C mode to the port mode.



14.6 Data Transfer Procedure in the I2C Bus Model2C

14.6.1 Device Initialization

Firstly, set SBIxCR1<ACK><SCK[2:0]>. Set "1" to <ACK> to specify the acknowledgement mode. Set "000" to SBIxCR1<BC[2:0]>.

Secondly, set<SA[6:0]>(a slave address) and <ALS> to SBIxI2CAR.(IN the addressing format mode, set <ALS>="0".

Finally to configure the Serial Bus Interface as a slave receiver, ensure that the serial bus interface pin is at "High" first. Then write "000" to SBIxCR2<MST><TRX><BB>, "1" to <PIN>, "10" to <SBIM[1:0]> and "00" to <SWRST[1:0]>.

Note: Initialization of the serial bus interface circuit must be completed within a period that any device does not generate start condition after all devices connected to the bus were initialized. If this rule is not followed, data may not be received correctly because other devices may start transfer before the initialization of the serial bus interface circuit is completed.

		7	6	5	4	3	2	1	0	
SBIxCR1	←	0	0	0	1	0	Χ	Χ	Χ	Specifies ACK and SCL clock.
SBIxI2CAR	←	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Specifies a slave address and an address recognition mode.
SBIxCR2	←	0	0	0	1	1	0	0	0	Configures the SBI as a slave receiver.

Note:X; Don't care

14.6.2 Generating the Start Condition and a Slave Address

14.6.2.1 Master mode

In the master mode, the following steps are required to generate the start condition and a slave address.

First, ensure that the bus is free (<BB> = "0"). Then, write "1" to SBIxCR1<ACK> to select the acknowledgment mode. Write to SBIxDBR a slave address and a direction bit to be transmitted.


When <BB> = "0", writing "1111" to SBIxCR2<MST, TRX, BB, PIN> generates the start condition on the bus. Following the start condition, the SBI generates nine clocks from the SCL pin. The SBI outputs the slave address and the direction bit specified at SBIxDBR with the first eight clocks, and releases the SDA line in the ninth clock to receive an acknowledgment signal from the slave device.

The INTSBIx interrupt request is generated on the falling of the ninth clock, and <PIN> is cleared to "0". In the master mode, the SBI holds the SCL line at the "Low" level while <PIN> is = "0".<TRX> changes its value according to the transmitted direction bit at generation of the INTSBIx interrupt request, provided that an acknowledgment signal has been returned from the slave device.

Note: To output salve address, check with software that the bus is free before writing to SBIxDBR. If this rule is not followed, data being output on the bus may get ruined.

Page 491 2022/09/30

Settings in main routine



14.6.2.2 Slave mode

In the slave mode, the SBI receives the start condition and a slave address.

After receiving the start condition from the master device, the SBI receives a slave address and a direction bit from the master device during the first eight clocks on the SCL line.

If the received address matches its slave address specified at SBIxI2CAR or is equal to the general-call address, the SBI pulls the SDA line to the "Low" level during the ninth clock and outputs an acknowledgment signal.

The INTSBIx interrupt request is generated on the falling of the ninth clock, and <PIN> is cleared to "0". In the slave mode, the SBI holds the SCL line at the "Low" level while <PIN> is "0".




Figure 14-9 Generation of the Start Condition and a Slave Address



14.6.3 Transferring a Data Word

At the end of a data word transfer, the INTSBIx interrupt is generated to test <MST> to determine whether the SBI is in the master or slave mode.

14.6.3.1 Master mode (<MST> = "1")

Test <TRX> to determine whether the SBI is configured as a transmitter or a receiver.

(1) Transmitter mode (<TRX> = "1")

Test <LRB>. If <LRB> is "1", that means the receiver requires no further data.

The master then generates the stop condition as described later to stop transmission.

If <LRB> is "0", that means the receiver requires further data. If the next data to be transmitted has eight bits, the data is written into SBIxDBR. If the data has different length, <BC[2:0]> and <ACK> are programmed and the transmit data is written into SBIxDBR. Writing the data makes <PIN> to "1", causing the SCL pin to generate a serial clock for transferring a next data word, and the SDA pin to transfer the data word.

After the transfer is completed, the INTSBIx interrupt request is generated, <PIN> is cleared to "0", and the SCL pin is pulled to the "Low" level.

To transmit more data words, test <LRB> again and repeat the above procedure.

INTSBIx interrupt

if MST = 0

Then go to the slave-mode processing.

if TRX = 0

Then go to the receiver-mode processing.

if LRB = 0

Then go to processing for generating the stop condition.

Specifies the number of bits to be transmitted and specify whether ACK is required.

Writes the transmit data.

End of interrupt processing.

Note: X; Don't care

Page 493 2022/09/30




Figure 14-10 <BC[2:0]>= "000", <ACK>= "1" (Transmitter Mode)

(2) Receiver mode (<TRX> = "0")

If the next data to be transmitted has eight bits, the transmit data is written into SBIxDBR.

If the data has different length, <BC[2:0]> and <ACK> are programmed and the received data is read from SBIxDBR to release the SCL line. (The data read immediately after transmission of a slave address is undefined.)On reading the data, <PIN> is set to "1", and the serial clock is output to the SCL pin to transfer the next data word. In the last bit, when the acknowledgment signal becomes the "Low" level, "0" is output to the SDA pin.

After that, the INTSBIx interrupt request is generated, and <PIN> is cleared to "0", pulling the SCL pin to the "Low" level. Each time the received data is read from SBIxDBR, one-word transfer clock and an acknowledgement signal are output.




Figure 14-11 <BC[2:0]>= "000",<ACK>= "1" (Receiver Mode)

To terminate the data transmission from the transmitter, <ACK> must be cleared to "0" immediately before reading the data word second to last.

This disables generation of an acknowledgment clock for the last data word.

When the transfer is completed, an interrupt request is generated. After the interrupt processing, <BC[2:0]> must be set to "001" and the data must be read so that a clock is generated for 1-bit transfer.

At this time, the master receiver holds the SDA bus line at the "High" level, which signals the end of transfer to the transmitter as an acknowledgment signal.



In the interrupt processing for terminating the reception of 1-bit data, the stop condition is generated to terminate the data transfer.




Figure 14-12 Terminating Data Transmission in the Master Receiver Mode

Example: When receiving N data word

INTSBIx interrupt (after data transmission)

INTSBIx interrupt (first to (N-2)th data reception)

INTSBIx interrupt ((N-1)th data reception)



INTSBIx interrupt (Nth data reception)



INTSBIx interrupt (after completing data reception)

Processing to generate the stop condition.

Terminates the data transmission.

End of interrupt

Note: X; Don't care

Page 495 2022/09/30

14.6.3.2 Slave mode (<MST> = "0")

In the slave mode, the SBI generates the INTSBIx interrupt request on four occasions:

- 1) when the SBI has received any slave address from the master.
- 2) when the SBI has received a general-call address.
- 3) when the received slave address matches its address.
- 4) when a data transfer has been completed in response to a general-call.

Also, if the SBI detects Arbitration Lost in the master mode, it switches to the slave mode.

Upon the completion of data word transfer in which Arbitration Lost is detected, the INTSBIx interrupt request is generated, <PIN> is cleared to "0", and the SCL pin is pulled to the "Low" level.

When data is written to or read from SBIxDBR or when $\langle PIN \rangle$ is set to "1", the SCLx pin is released after a period of t_{LOW} .

In the slave mode, the normal slave mode processing or the processing as a result of Arbitration Lost is carried out.

SBIxSR<AL>, <TRX>, <AAS> and <ADO> are tested to determine the processing required.

"Table 14-2 Processing in Slave Mode"shows the slave mode states and required processing.

Example: When the received slave address matches the SBI's own address and the direction bit is "1" in the slave receiver mode.

INTSBIx interrupt

Note:X; Don't care

```
if TRX = 0
Then go to other processing.
if AL = 0
Then go to other processing.
if AAS = 0
Then go to other processing.
SBIxCR1
                                             Х
                                                        Х
                                                                   Sets the number of bits to be transmitted.
SBIxDBR
                                        Х
                                             Χ
                                                        Χ
                                                                   Sets the transmit data
                        Х
```



Table 14-2 Processing in Slave Mode

<trx></trx>	<al></al>	<aas></aas>	<ado></ado>	State	Processing		
	1	1	0	Arbitration Lost is detected while the slave address was being transmitted and the SBI received a slave address with the direction bit "1" transmitted by another master.	Set the number of bits in a data word to <bc[2:0]></bc[2:0]>		
1		1	0	In the slave receiver mode, the SBI received a slave address with the direction bit "1" transmitted by the master.	and write the transmit data into SBIxDBR.		
	0		0	In the slave transmitter mode, the SBI has completed a transmission of one data word.	Test LRB. If it has been set to "1", that means the receiver does not require further data. Set <pin> to 1 and reset <trx> to 0 to release the bus. If <lrb> has been reset to "0", that means the receiver requires further data. Set the number of bits in the data word to <bc[2:0]> and write the transmit data to the SBIxDBR.</bc[2:0]></lrb></trx></pin>		
	1		1/0	Arbitration Lost is detected while a slave address is being transmitted, and the SBI receives either a slave address with the direction bit "0" or a general-call address transmitted by another master.			
0		0 0		Arbitration Lost is detected while a slave address or a data word is being transmitted, and the transfer is terminated.	Read the SBIxDBR (a dummy read) to set <pin> to 1, or write "1" to <pin>.</pin></pin>		
	0	1	1/0	In the slave receiver mode, the SBI received either a slave address with the direction bit "0" or a general-call address transmitted by the master.			
		0	1/0	In the slave receiver mode, the SBI has completed a reception of a data word.	Set the number of bits in the data word to <bc [2:0].=""> and read the received data from SBIxDBR.</bc>		

Page 497 2022/09/30

14.6.4 Generating the Stop Condition

When SBIxSR<BB> is "1", writing "1" to SBIxCR2<MST, TRX, PIN> and "0" to <BB> causes the SBI to start a sequence for generating the stop condition on the bus.

Do not alter the contents of <MST, TRX, BB, PIN> until the stop condition appears on the bus.

If another device is holding down the SCL bus line, the SBI waits until the SCL line is released.

After that, the SDA pin goes "High", causing the stop condition to be generated.






Figure 14-13 Generating the Stop Condition

14.6.5 Restart Procedure

Restart is used when a master device changes the data transfer direction without terminating the transfer to a slave device. The procedure of generating a restart in the master mode is described below.

First, write SBIxCR2<MST, TRX, BB> to "0" and write "1" to <PIN> to release the bus. At this time, the SDAx pin is held at the "High" level and the SCLx pin is released. Because no stop condition is generated on the bus, other devices recognize that the bus is busy.

Then, test SBIxSR<BB> and wait until it becomes "0" to ensure that the SCLx pin is released.

Next, test <LRB> and wait until it becomes "1" to ensure that no other device is pulling the SCLx bus line to the "Low" level.


Once the bus is determined to be free by following the above procedures, follow the procedures described in "14.6.2 Generating the Start Condition and a Slave Address" to generate the start condition.

To satisfy the setup time of restart, at least 4.7μs wait period (in the standard mode) must be created by the software after the bus is determined to be free.

Note 1: Do not write <MST> to "0" when it is "0". (Restart cannot be initiated.)

Note 2: When the master device is acting as a receiver, data transmission from the slave device which serves as a transmitter must be completed before generating a restart. To complete data transfer, slave device must receive a "High" level acknowledge signal. For this reason, <LRB> before generating a restart becomes "1", the rising edge of the SCL line is not detected even <LRB>= "1" is confirmed by following the restart procedure. To check the status of the SCL line, read the port.





Note:X; Don't care




Figure 14-14 Timing Chart of Generating a Restart

14.7 Precautions on Use of Multi-master

Prepare recovery process by software in case that communication is in lock state in multi-master mode.

Example of recovery process

- 1. Start timer for timeout detection synchronizing with starting communication.
- 2. If a serial interface interrupt (INTSBIx) does not occur within the specified time, a timeout occurs and the MCU determines that communication is locked up.
- 3. Do software reset on serial bus interface to release the condition that communication is locked up.
- 4. Adjust transmission timings. (note)
- 5. Resend transmission data.

Note: Adjust transmission timing between the MCUs to avoid overlapping the transmission timing.

Page 499 2022/09/30

14.8 Control register of SIO mode

14.8 Control register of SIO mode

The following registers control the serial bus interface in the clock-synchronous 8-bit SIO mode and provide its status information for monitoring.

14.8.1 SBIxCR0(control register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	SBIEN	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	SBIEN	R/W	Serial bus interface operation.
			0:Disable
			1: Enable
			Enable this bit before using the serial bus interface.
			If this bit is disabled, power consumption can be reduced because all clocks except SBIxCR0 stop.
			If the serial bus interface operation is enabled and then disabled, the settings will be maintained in each
			register.
6-0	-	R	Read as 0.



14.8.2 SBIxCR1(Control register 1)

\								
	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	SIOS	SIOINH	SIOM - SCK					
After reset	0	0	0	0	1	0	0	0(Note 1)

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	SIOS	R/W	Transfer Start/Stop
			0: Stop
			1: Start
6	SIOINH	R/W	Transfer
			0: Continue
			1: Forced termination
5-4	SIOM[1:0]	R/W	Select transfer mode
			00: Transmit mode
			01: Reserved
			10:Transmit/receive mode
	-	-	11:Receive mode
3	-	R	Read as 1.
2-0	SCK[2:0]	R/W	On writing <sck[2:0]>: Select serial clock frequency. (Note 1)</sck[2:0]>
			000 n = 3 5 MHz
			001 n = 4 2.5 MHz
			010 n = 5 1.25 Hz
			011
			100 n = 7 313 kHz Clock gear: fc/1
			110 n = 9 78 kHz
			111 – External clock

Note 1: After a reset, the <SCK[0]> bit is read as "1". However, if the SIO mode is selected at the SBIxCR2 register, the initial value is read as "0". In this document, the value written in the column "after reset" is the value after setting the SIO mode in the initial state. The descriptions of the SBIxCR2 register and the SBIxSR register are the same.

Note 2: Set <SIOS> to "0" and <SIOINH> to "1" before programming the transfer mode and the serial clock.

Page 501 2022/09/30

14.8 Control register of SIO mode

14.8.3 SBIxDBR (Data buffer register)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol		DB							
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7-0	DB[7:0]	R	Receive data
		W	Transmit data

Note 1: The transmission data must be written in to the register from the MSB (bit 7). The received data is stored in the LSB.

Note 2: Since SBIxDBR has independent buffers for writing and reading, a written data cannot be read. Thus, read-modify-write instructions, such as bit manipulation, cannot be used.



14.8.4 SBIxCR2(Control register 2)

This register serves as SBIxSR register by writing to it.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	SE	BIM	-	-
After reset	1(Note 1)	1(Note 1)	1(Note 1)	1(Note 1)	0	0	1(Note 1)	1(Note 1)

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-4	-	R	Read as 1. (Note 1)
3-2	SBIM[1:0]	W	Select serial bus interface operating mode (Note 2) 00: Port mode 01: SIO mode 10: I2Cbus mode 11: Reserved
1-0	-	R	Read as 1. (Note 1)

Note 1: In this document, the value written in the column "after reset" is the value after setting the SIO mode in the initial state.

Note 2: Make sure that modes are not changed during a communication session.

Page 503 2022/09/30

14.8.5 SBIxSR (Status Register)

This register serves as SBIxCR2 by writing to it.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	ı	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	SIOF	SEF	-	-
After reset	1(Note)	1(Note)	1(Note)	1(Note)	0	0	1(Note)	1(Note)

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7-4	-	R	Read as 1.(Note)
3	SIOF	R	Serial transfer status monitor. 0: Completed 1: In progress
2	SEF	R	Shift operation status monitor 0: Completed. 1: In progress
1-0	-	R	Read as 1. (Note)

Note: In this document, the value written in the column "after reset" is the value after setting the SIO mode in the initial state.



14.8.6 SBIxBR0 (Baud rate register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	I2SBI	-	-	-	-	-	-
After reset	1	0	1	1	1	1	1	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	-	R	Read as 1.
6	I2SBI	R/W	Operation in IDLE mode. 0: Stop 1: Operate
5-1	-	R	Read as 1.
0	-	R/W	Make sure to write "0".

Page 505 2022/09/30

14.9 Control in SIO mode TMPM369FDFG/XBG

14.9 Control in SIO mode

14.9.1 Serial Clock

14.9.1.1 Clock source

Internal or external clocks can be selected by programming SBIxCR1<SCK[2:0]>.

(1) Internal clocks

In the internal clock mode, one of the seven frequencies can be selected as a serial clock, which is output to the outside through the SCKx pin.

At the beginning of a transfer, the SCKx pin output becomes the "High" level.

If the program cannot keep up with this serial clock rate in writing the transmit data or reading the received data, the SBI automatically enters a wait period. During this period, the serial clock is stopped automatically and the next shift operation is suspended until the processing is completed.




Figure 14-15 Automatic Wait

(2) External clock (<SCK[2:0]> = "111")

The SBI uses an external clock supplied from the outside to the SCKx pin as a serial clock.

For proper shift operations, the serial clock at the "High" and "Low" levels must have the pulse widths as shown below.




Figure 14-16 Maximum Transfer Frequency of External Clock Input



14.9.1.2 Shift Edge

Leading-edge shift is used in transmission. Trailing-edge shift is used in reception.

- Leading-edge shift

Data is shifted at the leading edge of the serial clock (or the falling edge of the SCKx pin in-put/output).

Trailing-edge shift

Data is shifted at the trailing edge of the serial clock (or the rising edge of the SCKx pin input/output).




Figure 14-17 Shift Edge

Page 507 2022/09/30

14.9 Control in SIO mode TMPM369FDFG/XBG

14.9.2 Transfer Modes

The transmit mode, the receive mode or the transmit/receive mode can be selected by programming SBIxCR1<SIOM[1:0]>.

14.9.2.1 8-bit transmit mode

Set the control register to the transmit mode and write the transmit data to SBIxDBR.

After writing the transmit data, writing "1" to SBIxCR1<SIOS> starts the transmission. The transmit data is moved from SBIxDBR to a shift register and output to the SO pin, with the least-significant bit (LSB) first, in synchronization with the serial clock. Once the transmit data is transferred to the shift register, SBIxDBR becomes empty, and the INTSBIx (buffer-empty) interrupt is generated, requesting the next transmit data.

In the internal clock mode, the serial clock will be stopped and automatically enter the wait state, if next data is not loaded after the 8-bit data has been fully transmitted. The wait state will be cleared when SBIxDBR is loaded with the next transmit data.

In the external clock mode, SBIxDBR must be loaded with data before the next data shift operation is started. Therefore, the data transfer rate varies depending on the maximum latency between when the interrupt request is generated and when SBIxDBR is loaded with data in the interrupt service program.

At the beginning of transmission, the same value as in the last bit of the previously transmitted data is output in a period from setting SBIxSR<SIOF> to "1" to the falling edge of SCK.

Transmission can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the IN-TSBIx interrupt service program. If <SIOS> is cleared, remaining data is output before transmission ends. The program checks SBIxSR<SIOF> to determine whether transmission has come to an end. <SIOF> is cleared to "0" at the end of transmission. If <SIOINH> is set to "1", the transmission is aborted immediately and <SIOF> is cleared to "0".

When in the external clock mode, <SIOS> must be cleared to "0" before next data shifting. If <SIOS> does not be cleared to "0" before next data shifting, SBI output dummy data and stopped.

Writes the transmit data

		7	6	5	4	3	2	1	0	
SBIxCR1	←	0	1	0	0	0	Χ	Χ	Χ	Selects the transmit mode.
SBIxDBR	←	Х	Х	Х	Х	Х	Х	Х	Х	Writes the transmit data.
SBIxCR1	←	1	0	0	0	0	Χ	Χ	Χ	Starts transmission.
INTSBIx in	terru	pt								

2022/09/30 Page 508

SBIxDBR







Figure 14-18 Transmit Mode

Example: Example of programming (external clock) to terminate transmission by <SIO>



Page 509 2022/09/30

14.9 Control in SIO mode TMPM369FDFG/XBG

14.9.2.2 8-bit receive mode

Set the control register to the receive mode. Then writing "1" to SBIxCR1<SIOS> enables reception.Data is taken into the shift register from the SI pin, with the least-significant bit (LSB) first, in synchronization with the serial clock. Once the shift register is loaded with the 8-bit data, it transfers the received data to SBIxDBR and the INTSBIx (buffer-full) interrupt request is generated to request reading the received data. The interrupt service program then reads the received data from SBIxDBR.

In the internal clock mode, the serial clock will be stopped and automatically be in the wait state until the received data is read from SBIxDBR.

In the external clock mode, shift operations are executed in synchronization with the external clock. The maximum data transfer rate varies, depending on the maximum latency between generating the interrupt request and reading the received data

Reception can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the INTSBIx interrupt service program. If <SIOS> is cleared, reception continues until all the bits of received data are written to SBIxDBR. The program checks SBIxSR<SIOF> to determine whether reception has come to an end.<SIOF> is cleared to "0" at the end of reception. After confirming the completion of the reception, last received data is read. If <SIOINH> is set to "1", the reception is aborted immediately and <SIOF> is cleared to "0". (The received data becomes invalid, and there is no need to read it out.)

Note: The contents of SBIxDBR will not be retained after the transfer mode is changed. The ongoing reception must be completed by clearing <SIOS> to "0" and the last received data must be read before the transfer mode is changed.

		7	6	5	4	3	2	1	0	
SBIxCR1	←	0	1	1	1	0	Х	X	Х	Selects the receive mode.
SBIxCR1	←	1	0	1	1	0	Х	Х	Х	Starts reception.

INTSBIx interrupt

Reg. ← SBIxDBR Reads the received data.




Figure 14-19 Receive Mode (Example: Internal Clock)

14.9.2.3 8-bit transmit/receive mode

Set the control register to the transfer/receive mode. Then writing the transmit data to SBIxDBR and setting SBIxCR1<SIOS> to "1" enables transmission and reception. The transmit data is output through the SOx pin at the falling of the serial clock, and the received data is taken in through the SI pin at the rising of the serial clock, with the least-significant bit (LSB) first. Once the shift register is loaded with the 8-bit data, it transfers the received data to SBIxDBR and the INTSBIx interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the next transmit data. Because SBIxDBR is shared between transmit and receive operations, the received data must be read before the next transmit data is written.

In the internal clock operation, the serial clock will be automatically in the wait state until the received data is read and the next transmit data is written.

In the external clock mode, shift operations are executed in synchronization with the external serial clock. Therefore, the received data must be read and the next transmit data must be written before the next shift operation is started. The maximum data transfer rate for the external clock operation varies depending on the maximum latency between when the interrupt request is generated and when the transmit data is written.

At the beginning of transmission, the same value as in the last bit of the previously transmitted data is output in a period from setting <SIOF> to "1" to the falling edge of SCK.

Transmission and reception can be terminated by clearing <SIOS> to "0" or setting SBIxCR1<SIOINH> to "1" in the INTSBIx interrupt service program. If <SIOS> is cleared, transmission and reception continue until the received data is fully transferred to SBIxDBR. The program checks SBIxSR<SIOF> to determine whether transmission and reception have come to an end. <SIOF> is cleared to "0" at the end of transmission and reception.If <SIOINH> is set to "1", the transmission and reception is aborted immediately and <SIOF> is cleared to "0".

Note: The contents of SBIxDBR will not be retained after the transfer mode is changed. The ongoing transmission and reception must be completed by clearing <SIOS> to "0" and the last received data must be read before the transfer mode is changed.

Page 511 2022/09/30





Figure 14-20 Transmit/Receive Mode (Example: Internal Clock)



14.9.2.4 Data retention time of the last bit at the end of transmission

Under the condition SBIxCR1<SIOS>= "0", the last bit of the transmitted data retains the data of SCK rising edge as shown below. Transmit mode and transmit/receive mode are the same.




Figure 14-21 Data retention time of the last bit at the end of transmission



15. Synchronous Serial Port (SSP)

15.1 Overview

This LSI contains the SSP (Synchronous Serial Port) with 3 channels. These channels have the following features.

Communica	tion protocol	Three types of synchronous serial ports including the SPI • Motorola SPI (SPI) frame format • TI synchronous (SSI) frame format • National Microwire (Microwire) frame format				
Operation	on mode	Master/slave mode				
Transn	nit FIFO	16bits wide / 8 tiers deep				
Receiv	e FIFO	16bits wide / 8 tiers deep				
Transmitted/red	ceived data size	4 to 16 bits				
Interru	pt type	Transmit interrupt Receive interrupt Receive overrun interrupt Time-out interrupt				
Communication and	In master mode	fsys/2 to fsys/65024				
Communication speed	In slave mode	fsys/12 to fsys/65024				
DI	MA	Supported				
Internal te	st function	The internal loopback test mode is available.				
Control pin	(x = 0 to 2)	SPxCLK,SPxFSS,SPxDO,SPxDI				

Page 513 2022/09/30

15.2 Block Diagram TMPM369FDFG/XBG

15.2 Block Diagram




Figure 15-1 SSP block diagram



15.3 Register

15.3.1 Register List

Channel x	Base Address
Channel0	0x4004_0000
Channel1	0x4004_1000
Channel2	0x4004_2000

Register Name(x=0~2)		Address (Base+)
Control register 0	SSPxCR0	0x0000
Control register 1	SSPxCR1	0x0004
Receive FIFO (read) and transmit FIFO (write) data register	SSPxDR	0x0008
Status register	SSPxSR	0x000C
Clock prescale register	SSPxCPSR	0x0010
Interrupt enable/disable register	SSPxIMSC	0x0014
Pre-enable interrupt status register	SSPxRIS	0x0018
Post-enable interrupt status register	SSPxMIS	0x001C
Interrupt clear register	SSPxICR	0x0020
DMA control register	SSPxDMACR	0x0024
Reserved	-	0x0028 to 0x0FFC

Note 1: These registers in the above table allows to access only word (32 bits) basis.

Note 2: Access to the "Reserved" area is prohibited.

15.3 Register TMPM369FDFG/XBG

15.3.2 SSPxCR0(Control register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol				SO	CR			
After Reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	SPH	SPO	FI	RF		D	SS	
After Reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function								
31-16	-	W	Write as "0".								
15-8	SCR[7:0]	R/W	For serial clock rate setting. Parameter: 0x00 to 0xFF.								
			Bits to generate the SSP transmit bit rate and receive bit rate. This bit rate can be obtained by the following equation. Bit rate = f _{sys} / (<cpsdvsr> × (1+ <scr>)) <cpsdvsr> is an even number between 2 to 254, which is programmed by the SSPxCPSR register, and <scr> takes a value between 0 to 255.</scr></cpsdvsr></scr></cpsdvsr>								
7	SPH	R/W	SPxCLK phase: 0 : Captures data at the 1st clock edge. 1 : Captures data at the 2nd clock edge. This is applicable to Motorola SPI frame format only. Refer to Section "Motorola SPI frame format"								
6	SPO	R/W	SPxCLK polarity: 0:SPxCLK is in Low state. 1:SPxCLK is in High state. This is applicable to Motorola SPI frame format only. Refer to Section "Motorola SPI frame format"								
5-4	FRF[1:0]	R/W	Frame format: 00: SPI frame format 01: SSI serial frame format 10: Microwire frame format 11: Reserved, undefined operation								
3-0	DSS[3:0]	R/W	Data size select: 0000: Reserved, undefined operation 1000: 9 bits data 0001: Reserved, undefined operation 1001: 10 bits data 0010: Reserved, undefined operation 1010: 11 bits data 0011: 4 bits data 1011: 12 bits data 0100: 5 bits data 1100: 13 bits data 0101: 6 bits data 1101: 14 bits data 0110: 7 bits data 1110: 15 bits data 0111: 8 bits data 1111: 16 bits data								

Note: Set a clock prescaler to $\underline{SSPxCR0 < SCR[7:0]} > = 0x00$, $\underline{SSPxCPSR < CPSDVSR[7:0]} > = 0x02$, when slave mode is selected.



15.3.3 SSPxCR1(Control register1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	SOD	MS	SSE	LBM
After Reset	Undefined	Undefined	Undefined	Undefined	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	W	Write as "0".
3	SOD	R/W	Slave mode SPxDO output control:
			0: Enable
			1: Disable
			Slave mode output disable. This bit is relevant only in the slave mode (<ms>="1").</ms>
2	MS	R/W	Master/slave mode select: (Note)
			0: Device configured as a master.
			1: Device configured as a slave.
1	SSE	R/W	SSP enable/disable
			0: Disable
			1: Enable
0	LBM	R/W	Loop back mode
			0: Normal serial port operation enabled.
			1: Output of transmit serial shifter is connected to input of receive serial shifter internally.

Note:This bit is for switching between master and slave. Be sure to configure in the following steps in slave mode and in transmission.

Set to slave mode :<MS>=1
 Set transmit data in FIFO :<DATA>=0x****
 Set SSP to Enable. :<SSE>=1

Page 517 2022/09/30

15.3 Register TMPM369FDFG/XBG

15.3.4 SSPxDR(Data register)

	31	30	29	28	27	26	25	24		
bit symbol	-	-	-	-	-	-	-	-		
After Reset	Undefined									
	23	22	21	20	19	18	17	16		
bit symbol	-	-	-	-	-	-	-	-		
After Reset	Undefined									
	15	14	13	12	11	10	9	8		
bit symbol				DA	TA					
After Reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		DATA								
After Reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-16	-	W	Write as "0".
15-0	DATA[15:0]	R/W	Transmit/receive FIFO data: 0x0000 to 0xFFFF
			Read: Receive FIFO
			Write: Transmit FIFO
			If the data size used in the program is less than 16bits, write the data to fit LSB. The transmit control circuit ignores unused bits of MSB side. The receive control circuit receives the data to fit LSB automatically.



15.3.5 SSPxSR(Status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	BSY	RFF	RNE	TNF	TFE
After Reset	Undefined	Undefined	Undefined	0	0	0	1	1

Bit	Bit Symbol	Туре	Function
31-5	-	W	Write as "0".
4	BSY	R	Busy flag: 0: Idle 1: Busy <bsy>="1" indicates that the SSP is currently transmitting and/or receiving a frame or the transmit FIFO is not empty.</bsy>
3	RFF	R	Receive FIFO full flag: 0: Receive FIFO is not full. 1: Receive FIFO is full.
2	RNE	R	Receive FIFO empty flag: 0: Receive FIFO is empty. 1: Receive FIFO is not empty.
1	TNF	R	Transmit FIFO full flag: 0: Transmit FIFO is full. 1: Transmit FIFO is not full.
0	TFE	R	Transmit FIFO empty flag: 0: Transmit FIFO is not empty. 1: Transmit FIFO is empty.

Page 519 2022/09/30

15.3 Register TMPM369FDFG/XBG

15.3.6 SSPxCPSR (Clock prescale register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol				CPSI	OVSR			
After Reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	W	Write as "0".
7-0	CPSDVSR[7:0]	R/W	Clock prescale divisor: Set an even number from 2 to 254. Clock prescale divisor: Must be an even number from 2 to 254, depending on the frequency of fsys. The least significant bit always returns zero when read.

Note: Set a clock prescaler to $\underline{SSPxCR0 < SCR[7:0]} > = 0x00$, $\underline{SSPxCPSR < CPSDVSR[7:0]} > = 0x02$, when slave mode is selected.



15.3.7 SSPxIMSC (Interrupt enable/disable register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	TXIM	RXIM	RTIM	RORIM
After Reset	Undefined	Undefined	Undefined	Undefined	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	W	Write as "0".
3	TXIM	R/W	Transmit FIFO interrupt enable:
			0: Disable
			1: Enable
			Enable or disable a conditional interrupt to occur if the transmit FIFO is half empty or less.
2	RXIM	R/W	Receive FIFO interrupt enable:
			0: Disable
			1: Enable
			Enable or disable a conditional interrupt to occur if the receive FIFO is half full or less.
1	RTIM	R/W	Receive time-out interrupt enable:
			0: Disable
			1: Enable
			Enable or disable a conditional interrupt to indicate that data exists in the receive FIFO to the time-out period and data is not read.
0	RORIM	R/W	Receive overrun interrupt enable:
			0: Disable
			1: Enable
			Enable or disable a conditional interrupt to indicate that data was written when the receive FIFO was in the full condition.

Page 521 2022/09/30

15.3 Register TMPM369FDFG/XBG

15.3.8 SSPxRIS (Pre-enable interrupt status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	TXRIS	RXRIS	RTRIS	RORRIS
After Reset	Undefined	Undefined	Undefined	Undefined	1	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	W	Write as "0".
3	TXRIS	R	Pre-enable transmit interrupt flag: 0: Interrupt not present 1: Interrupt present
2	RXRIS	R	Pre-enable receive interrupt flag: 0: Interrupt not present 1: Interrupt present
1	RTRIS	R	Pre-enable timeout interrupt flag: 0: Interrupt not present 1: Interrupt present
0	RORRIS	R	Pre-enable overrun interrupt flag: 0: Interrupt not present 1: Interrupt present



15.3.9 SSPxMIS (Post-enable interrupt status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	TXMIS	RXMIS	RTMIS	RORMIS
After Reset	Undefined	Undefined	Undefined	Undefined	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	W	Write as "0".
3	TXMIS	R	Post-enable transmit interrupt flag: 0: Interrupt not present 1: Interrupt present
2	RXMIS	R	Post-enable receive interrupt flag: 0: Interrupt not present 1: Interrupt present
1	RTMIS	R	Post-enable time-out interrupt flag: 0: Interrupt not present 1: Interrupt present
0	RORMIS	R	Post-enable overrun interrupt flag: 0: Interrupt not present 1: Interrupt present

Page 523 2022/09/30

15.3 Register TMPM369FDFG/XBG

15.3.10 SSPxICR (Interrupt clear register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	RTIC	RORIC
After Reset	Undefined							

Bit	Bit Symbol	Туре	Function		
31-2	-	W	Write as "0".		
1	RTIC	W	Clear the time-out interrupt flag: 0: Invalid 1: Clear		
0	RORIC	W	Clear the overrun interrupt flag: 0: Invalid 1: Clear		

15.3.11 SSPxDMACR (DMA control register)

	31	30	29	28	27	26	25	24
bit symbol			-	-	-	-	-	-
After Reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After Reset	Undefined							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	TXDMAE	RXDMAE
After Reset	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	0	0

Bit	Bit Symbol	Туре	Function	
31-2	_	W	Write as "0".	
1	TXDMAE	R/W	Transmit FIFO DMA control: 0:Disable 1:Enable	
0	RXDMAE	R/W	Transmit FIFO DMA control: 0:Disable 1:Enable	



15.4 Overview of SSP

This LSI contains the SSP with 3channels.

The SSP is an interface that enables serial communications with the peripheral devices with three types of synchronous serial interface functions.

The SSP performs serial-parallel conversion of the data received from a peripheral device.

The transmit buffers data in the independent 16-bit wide and 8-layered transmit FIFO in the transmit mode, and the receive buffers data in the 16-bit wide and 8-layered receive FIFO in receive mode. Serial data is transmitted via SPxDO and received via SPxDI.


The SSP contains a programmable prescaler to generate the serial output clock SPxCLK from the input clock fsys. The operation mode, frame format, and data size of the SSP are programmed in the control registers SSPxCR0 and SSPxCR1.

15.4.1 Clock prescaler

When configured as a master, a clock prescaler comprising two free-running serially linked counters is used to provide the serial output clock SPxCLK.

You can program the clock prescaler through the SSPxCPSR register, to divide fsys by a factor of 2 to 254 in steps of two. Because the least significant bit of the SSPxCPSR register is not used, division by an odd number is not possible.

The output of the prescaler is further divided by a factor of 1 to 256, which is obtained by adding 1 to the value programmed in the SSPxCR0 register, to give the master output clock SPxCLK.



15.4.2 Transmit FIFO

This is a 16-bit wide, 8-layered transmit FIFO buffer, which is shared in master and slave modes.

15.4.3 Receive FIFO

This is a 16-bit wide 8-layered receive FIFO buffer, which is shared in master and slave modes.


15.4 Overview of SSP TMPM369FDFG/XBG

15.4.4 Interrupt generation logic

The interrupts, each of which can be masked separately, are generated.

Transmit interrupt	A conditional interrupt to occur when the transmit FIFO has free space more than (including half) of the entire capacity. (Number of valid data items in the transmit FIFO ≤ 4)
Receive interrupt	A conditional interrupt to occur when the receive FIFO has valid data more than half (including half) the entire capacity. (Number of valid data items in the receive FIFO ≥ 4)
Time-out interrupt	A conditional interrupt to indicate that the data exists in the receive FIFO to the time-out period.
Overrun interrupt	Conditional interrupts indicating that data is written to receive FIFO when it is full.

Also, The individual masked sources are combined into a single interrupt. When any of the above interrupts is asserted, the combined interrupt INTSSPx is asserted.



a. Transmit interrupt

The transmit interrupt is asserted when there are four or fewer valid entries in the transmit FIFO. The transmit interrupt is also generated when the SSP operation is disabled (SSPxCR1 <SSE> = "0").

The first transmitted data can be written in the FIFO by using this interrupt.


b. Receive interrupt

The receive interrupt is asserted when there are four or more valid entries in the receive FIFO.

c. Time-out interrupt

The time-out interrupt is asserted when the receive FIFO is not empty and the SSP has remained idle for a fixed 32-bit period (bit rate). This mechanism ensures that the user is aware that data is still present in the receive FIFO and requires servicing. This operation occurs in both master and slave modes. When the time-out interrupt is generated, read all data from the receive FIFO. Even if all the data is not read, data can be transmitted / received if the receive FIFO has a free space and the number of data to be transmitted does not exceed the free space of the receive FIFO. When transfer starts, the timeout interrupt will be cleared. If data is transmitted / received when the receive FIFO has no free space, the time-out interrupt will not be cleared and an overrun interrupt will be generated.





Page 527 2022/09/30

15.4 Overview of SSP TMPM369FDFG/XBG

d. Overrun interrupt

When the next data (9th data item) is received when the receive FIFO is already full, an overrun interrupt is generated immediately after transfer. The data received after the overrun interrupt is generated (including the 9th data item) will become invalid and be discarded. However, if data is read from the receive FIFO while the 9th data item is being received (before the interrupt is generated), the 9th received data will be written in the receive FIFO as valid data. To perform transfer properly when the overrun interrupt has been generated, write "1" to SSPxICR<RORIC> register, and then read all data from the receive FIFO. Even if all the data is not read, data can be transmitted / received if the receive FIFO has free space and the number of data to be transmitted does not exceed the free space of the receive FIFO. Note that if the receive FIFO is not read (provided that the receive FIFO is not empty) within a certain 32-bit period (bit rate) after the overrun interrupt is cleared, a time-out interrupt will be generated.

15.4.5 DMA interface

The DMA operation of the SSP is controlled through SSPxDMACR register.

When there are more data than the watermark level (half of the FIFO) in the receive FIFO, the receive DMA request is asserted.

When the amount of data left in the transmit FIFO is less than the watermark level (half of the FIFO), the transmit DMA request is asserted.

To clear the transmit/receive DMA request, an input pin for the transmit/receive DMA request clear signals, which are asserted by the DMA controller, is provided.

Set the DMA burst length to four words.

Note: For the remaining three words, the SSP does not assert the burst request.

Each request signal remains asserted until the relevant DMA clear signal is asserted. After the request clear signal is deasserted, a request signal can become active again, depending on the conditions described above. All request signals are deasserted if the SSP is disabled or the DMA enable signal is cleared.

The following table shows the trigger points for DMABREQ, for both the transmit and receive FIFOs.

	Burst length				
Watermark level	Transmit (number of empty locations)	Receive (number of fil- led locations)			
1/2	4	4			



15.5 SSP operation

15.5.1 Initial setting for SSP

Settings for the SSP communication protocol must be made with the SSP disabled.

Control registers SSPxCR0 and SSPxCR1 need to configure this SSP as a master or slave operating under one of the following protocols. In addition, make the settings related to the communication speed in the clock prescale registers SSPxCPSR and SSPxCR0 <SCR>.

This SSP supports the following protocols:

- SPI
- SSI
- · Microwire

15.5.2 Enabling SSP

The transfer operation starts when the operation is enabled with the transmitted data written in the transmit FIFO, or when transmitted data is written in the transmit FIFO with the operation enabled.

However, if the transmit FIFO contains only four or fewer entries when the operation is enabled, a transmit interrupt will be generated. This interrupt can be used to write the initial data.

Note: When the SSP is in the SPI slave mode and the SPxFSS pin is not used, be sure to transmit data of one byte or more in the FIFO before enabling the operation. If the operation is enabled with the transmit FIFO empty, the transfer data will not be output correctly.

15.5.3 Clock ratios

When setting a frequency for fsys, the following conditions must be met.

· In master mode

$$f_{SPxCLK}$$
 (maximum) $\rightarrow f_{sys}$ /2

$$f_{SPxCLK}$$
 (minimum) $\rightarrow f_{sys} / (254 \times 256)$

In slave mode

$$f_{SPxCLK}$$
 (maximum) $\rightarrow f_{sys}/12$

$$f_{SPxCLK}$$
 (minimum) $\rightarrow f_{sys}$ /(254×256)

15.6 Frame Format TMPM369FDFG/XBG

15.6 Frame Format

Each frame format is between 4 and 16 bits wide depending on the size of data programmed, and is transmitted starting from the MSB.

Serial clock (SPxCLK)

Signals remain "Low" in the SSI and Microwire formats and as inactive in the SPI format while the SSP is in the idle state. In addition, data is output at the set bit rate only during data transmission.

· Serial frame (SPxFSS)

In the SPI and Microwire frame formats, signals are set to "Low" active and always asserted to "Low" during frame transmission.

In the SSI frame format, signals are asserted only during 1 bit rate before each frame transmission. In this frame format, output data is transmitted at the rising edge of SPxCLK and the input data is received at its falling edge.

Refer to Section "15.6.1" to "15.6.3" for details of each frame format.



15.6.1 SSI frame format

In this mode, the SSP is in idle state, SPxCLK and SPxFSS are forcedly set to "Low", and the transmit data line SPxDO becomes Hi-Z. When data is written in the transmit FIFO, the master outputs "High" pulses of 1 SPxCLK to the SPxFSS line. The transmitted data will be transferred from the transmit FIFO to the transmit serial shift register. Data of 4 to 16 bits will be output from the SPxDO pin at the next rising edge of SPxCLK.

Likewise, the received data will be input starting from the MSB to the SPxDI pin at the falling edge of SPxCLK. The received data will be transferred from the serial shift register into the receive FIFO at the rising edge of SPxCLK after its LSB data is latched.




Figure 15-2 SSI frame format (transmission/reception during single transfer)




Figure 15-3 SSI frame format (transmission/reception during continuous transfer)

Note 1: When transmission is disable, SPxDO terminal doesn't output and is high impedance status. This terminal needs to add suitable pull-up/down resistance to valid the voltage level.

Note 2: SPxDI terminal is always input and internal gate is open. In case of transmission signal will be high impedance status, this terminal needs to add suitable pull-up/down resistance to valid the voltage level.

Page 531 2022/09/30

15.6 Frame Format TMPM369FDFG/XBG

15.6.2 SPI frame format

The SPI interface has 4 lines. SPxFSS is used for slave selection. One of the main features of the SPI format is that the <SPO> and <SPH> bits in the SSPxCR0 register can be used to set the SPxCLK operation timing.

SSPxCR0 <SPO> is used to set the level at which SPxCLK in idle state is held.

SSPxCR0 <SPH> is used to select the clock edge at which data is latched.

	SSPxCR0 <spo></spo>	SSPxCR0 <sph></sph>
0	"Low" state	Capture data at the 1st clock edge.
1	"High" state	Capture data at the 2nd clock edge.




Figure 15-4 SPI frame format (single transfer, <SPO>="0" & <SPH>="0")




Figure 15-5 SPI frame format (continuous transfer, <SPO>="0" & <SPH>="0")

Note 1: When transmission is disable, SPxDO terminal doesn't output and is high impedance status. This terminal needs to add suitable pull-up/down resistance to valid the voltage level.

Note 2: SPxDI terminal is always input and internal gate is open. In case of transmission signal will be high impedance status, this terminal needs to add suitable pull-up/down resistance to valid the voltage level.



With this setting <SPO>="0", during the idle period:

- The SPxCLK signal is set to "Low".
- SPxFSS is set to "High".
- The transmit data line SPxDO is set to "Low".

If the SSP is enabled and valid data exists in the transmit FIFO, the SPxFSS master signal driven by "Low" notifies of the start of transmission. This enables the slave data in the SPxDI input line of the master.

When a half of the SPxCLK period has passed, valid master data is transferred to the SPxDO pin. Both the master data and slave data are now set. When another half of SPxCLK has passed, the SPxCLK master clock pin becomes "High". After that, the data is captured at the rising edge of the SPxCLK signal and transmitted at its falling edge.

In the single transfer, the SPxFSS line will return to the idle "High" state when all the bits of that data word have been transferred, and then one cycle of SPxCLK has passed after the last bit was captured.

However, for continuous transfer, the SPxFSS signal must be pulsed at HIGH between individual data word transfers. This is because change is not enabled when the slave selection pin freezes data in its peripheral register and the <SPH> bit is logical 0.

Therefore, to enable writing of serial peripheral data, the master device must drive the SPxFSS pin of the slave device between individual data transfers. When the continuous transfer is completed, the SPxFSS pin will return to the idle state when one cycle of SPxCLK has passed after the last bit is captured.




Figure 15-6 SPI frame format (Single & continuous transfer, <SPO>="0" & <SPH>="1")

Figure 15-6 show the SPI frame format with <SPO>=0 & <SPH>=1, which is covers both single and continuous transfer.

- Note 1: When transmission is disable, SPxDO terminal doesn't output and is high impedance status. This terminal needs to add suitable pull-up/down resistance to valid the voltage level.
- Note 2: SPxDI terminal is always input and internal gate is open. In case of transmission signal will be high impedance status, this terminal needs to add suitable pull-up/down resistance to valid the voltage level.

Page 533 2022/09/30

15.6 Frame Format TMPM369FDFG/XBG




Figure 15-7 SPI frame format (single transfer, <SPO>="1" & <SPH>="0")

Figure 15-7 shows the SPI frame format with <SPO>=1 &<SPH>=0, which is for single transmission signal sequence.




Figure 15-8 SPI frame format (continuous transfer, <SPO>="1" & <SPH>="0")

Figure 15-8 shows the SPI frame format with <SPO>=1 &<SPH>=0, which is for continuous transmission signal sequence.

- Note 1: When transmission is disable, SPxDO terminal doesn't output and is high impedance status. This terminal needs to add suitable pull-up/down resistance to valid the voltage level.
- Note 2: SPxDI terminal is always input and internal gate is open. In case of transmission signal will be high impedance status, this terminal needs to add suitable pull-up/down resistance to valid the voltage level.






Figure 15-9 SPI frame format (Single & continuous transfer, <SPO>="1" & <SPH>="1")

Figure 15-9 show the SPI frame format with <SPO>=1 & <SPH>=1, which is covers both single and continuous transfer.

- Note 1: When transmission is disable, SPxDO terminal doesn't output and is high impedance status. This terminal needs to add suitable pull-up/down resistance to valid the voltage level.
- Note 2: SPxDI terminal is always input and internal gate is open. In case of transmission signal will be high impedance status, this terminal needs to add suitable pull-up/down resistance to valid the voltage level.

Page 535 2022/09/30

15.6 Frame Format TMPM369FDFG/XBG

15.6.3 Microwire frame format

The Microwire format uses a special master/slave messaging method, which operates in half-duplex mode. In this mode, when a frame begins, an 8-bit control message is transmitted to the slave. During this transmission, no incoming data is received by the SSP. After the message has been transmitted, the slave decodes it, and after waiting one serial clock after the last bit of the 8-bit control message has been sent, it responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.




Figure 15-10 Microwire frame format (single transfer)

- Note 1: When transmission is disabled, SPxDO terminal doesn't output and is high impedance status. This terminal needs to add suitable pull-up/down resistance to fix the voltage level.
- Note 2: SPxDI terminal is always input and internal gate is open. In case of transmission signal will be high impedance status, this terminal needs to add suitable pull-up/down resistance to fix the voltage level.

Though the Microwire format is similar to the SPI format, it uses the master/slave message transmission method for half-duplex communications. Each serial transmission is started by an 8-bit control word, which is sent to the off-chip slave device. During this transmission, the SSP does not receive input data. After the message has been transmitted, the off-chip slave decodes it, and after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits. With this configuration, during the idle period:

- · The SPxCLK signal is set to "Low".
- · SPxFSS is set to "High".
- The transmit data line SPxDO is set to "Low".

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SPxFSS causes the value stored in the bottom entry of the transmit FIFO to be transferred to the serial shift register for the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SPxDO pin.

SPxFSS remains "Low" and the SPxDI pin remains tristated during this transmission. The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SPxCLK.

After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSP. Each bit is driven onto SPxDI line on the falling edge of SPxCLK.

The SSP in turn latches each bit on the rising edge of SPxCLK. At the end of the frame, for single transfers, the SPxFSS signal is pulled "High" one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.



Note: The off-chip slave device can tristate the receive line either on the falling edge of SPxCLK after the LSB has been latched by the receive shifter, or when the SPxFSS pin goes "High".




Figure 15-11 Microwire frame format (continuous transfer)

- Note 1: When transmission is disabled, SPxDO terminal doesn't output and is high impedance status. This terminal needs to add suitable pull-up/down resistance to fix the voltage level.
- Note 2: SPxDI terminal is always input and internal gate is open. In case of transmission signal will be high impedance status, this terminal needs to add suitable pull-up/down resistance to fix the voltage level.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SPxFSS line is continuously asserted (held Low) and transmission of data occurs back to back.

The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SPxCLK, after the LSB of the frame has been latched into the SSP.

Note: [Example of connection] The SSP does not support dynamic switching between the master and slave in the system. Each sample SSP is configured and connected as either a master or slave.

15. Synchronous Serial Port (SSP)

15.6 Frame Format TMPM369FDFG/XBG



16. USB Clock Control (USBPLLIF)

16.1 Features

The USBPLLIF block enables to set to enable/disable PLL for USB host and device, to stop/operate a 48MHz clock for USB host and device and to select a clock for USB among PLL or USB_ECLK input.

When the USB function is not used, power consumption can be reduced by stopping each selection register.

Page 539 2022/09/30

16.2 Registers TMPM369FDFG/XBG

16.2 Registers

16.2.1 Register List

The following table shows the PLL-related registers for USB and addresses.

Base Address = 0x400F_3100

Register name	Address (Base+)	
PLL control register for USB	USBPLLCR	0x0000
PLL enable register for USB	USBPLLEN	0x0004
PLL select register for USB	USBPLLSEL	0x0008



16.2.2 USBPLLCR(PLL system control register for USB)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	USBPLLON
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	_	R	Reads as "0".
0	USBPLLON	R/W	Chooses USBPLL (multiplier circuit) operation 0: Stop 1: Oscillation After reset, the bit status is stop and is required to set.

Page 541 2022/09/30

16.2 Registers TMPM369FDFG/XBG

16.2.3 USBPLLEN (PLL enable register for USB)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	USBHEN	USBDEN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-2	-	R	Reads as "0".
1	USBHEN	RW	Feeds 48MHz clock for USB host
			0: Stop
			1: Operation
			After reset, the bit status is stop and is required to set.
0	USBDEN	RW	Feeds 48MHz clock for USB device
			0: Stop
			1: Operation
			After reset, the bit status is stop and is required to set.



16.2.4 USBPLLSEL (PLL select register for USB)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	USBPLLSET							
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				USBPLLSET				USBPLLSEL
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Reads as "0".
15-1	USBPLLSET [14:0]	R/W	Chooses a value of PLL multiplier for USB (Other than the below values are prohibited.) When USBCLK is selected using 0x0000: <usbpllsel> 0x5917:Input clock 8MHz, output clock 48MHz (6 times) 0x5A0F:Input clock 12MHz, output clock 48MHz (4 times) 0x720B:Input clock 16MHz, output clock 48MHz (3 times)</usbpllsel>
0	USBPLLSEL	R/W	Chooses a clock for USB host and device 0: USB_ECLK input 1: fusbpll After reset, an external USB clock is set to " USB_ECLK input ". If PLL clock for USB is used, set to "1".

- Note 1: When a multiplying value of PLL is set, set USBPLLCR<USBPLLON> = "0" (PLL stops).
- Note 2: After a multiplying value of PLL is set, PLL requires a time 100µs or more as initial stable time. Maintain the condition of USBPLLCR<USBPLLON>="0" (PLL stops) during the initial stable time.
- Note 3: When returning from STOP1/2 mode, <USBPLLSEL> and <USBPLLON> are initialized.
- Note 4: When an internal high-speed oscillator (IHOSC) is used as the system clock, do not use PLL for USB.

Page 543 2022/09/30

16.3 USB Clock Control TMPM369FDFG/XBG

16.3 USB Clock Control

16.3.1 USB Clock Type

The following table shows a type of USB clock.

EHCLKIN : External high-speed oscillation clock from X1 (clock inputs)

EHOSC : External high-speed oscillation clock fromX1 and X2 (oscillator connected)

feosc : Selected clock with CGOSCCR<EHOSCSEL>

fusbpll : Multiplied clock by PLL for USB

fusbclk : Multiplied clock by PLL for USB or USB_ECLK input

USBHCLK : 48MHz clock for USB host
USBDCLK : 48MHz clock for USB device

16.3.2 Initial Values after Reset

Reset operation initializes the clock configuration as follows.

External high-speed oscillator : Stop

omator

PLL for USB (multiplier) : Stop



16.3.3 USB System Diagram

Figure 16-1 shows a USB system diagram.

Among clocks inputting to the selector, an input with arrows described in the figure is chosen as the initial state after reset.




Figure 16-1 USB system diagram

Page 545 2022/09/30

16.3 USB Clock Control TMPM369FDFG/XBG

16.3.4 Clock Multiplier circuit for USB (PLL for USB)

16.3.4.1 How to use

The PLL for USB is disabled after reset. To use the PLL, set as follows.

Set a multiplied value of USBPLLSEL<USBPLLSET> when USBPLLCR<PLLON> is "0" and wait for equal or more than approximate 100µs as the USB PLL stability time.

After this, set "1" to USBPLLCR<USBPLLON>.

After it takes equal or more than approximate 100µs as the lockup time, set "1" to USBPLLEN<USB-HEN> and <USBDEN>. This generates a clock multiplied by feosc for USB clock.

Stable time is required until the PLL operation becomes stable using the warming-up function.

Note 1: When PLL starts operation, stable time is required approximately 100µs.

Note 2: For warming-up time setting, refer to Section "Clock / Mode control".

16.3.5 External Clock Input for USB

16.3.5.1 How to use

After reset, USB_ECLK pin is used as port. After setting the register of port to use port as USB_ECLK pin, setting "1" to USBPLLEN<USBHEN> and <USBDEN>, feeding clock for USB host and device is enabled.


Note: When an external clock for USB is used, PLL for USB is prohibited.



16.3.6 A Clock setting sequence for USB

The following flowchart shows a clock setting sequence for USB after reset.

Clock for USB recognition sequence



Note 1: High-speed oscillator and supply voltage must be stable.

Note 2: When the number of PLL multiplier is changed, stable time is required 100µs or more as initial stable time. During this period, maintains the condition of USBPLLCR<USBPLLON>= "0"(PLL stops).

Multiplied PLL clock for USB is usable.

Table 16-1 Warming-up function setting

	CGOSCCR <wupt[11:0]> = "xxxxx"</wupt[11:0]>	: Warming-up time setting
\Box	Reads CGOSCCR <wupt[11:0]></wupt[11:0]>	: Check if warming-up time is reflected. Repeat until "xxxx" is read.
	CGOSCCR <xen2> = "1"</xen2>	: High-speed oscillator (fosc) is enabled.
	CGOSCCR <wueon> = "1"</wueon>	: Start warming-up timer (WUP)
	Reads CGOSCCR <wuef></wuef>	: Waits until "0" is read. (WUP is finished)

Page 547 2022/09/30

16. USB Clock Control (USBPLLIF)

16.3 USB Clock Control TMPM369FDFG/XBG



17. USB Device Controller (USBD)

This section describes about USB device controller.

An endpoint is described as EP in this section.

17.1 Outline

- 1. Conforming to Universal Serial Bus Specification Rev.2.0.
- 2. Supports Full-Speed (Low-Speed is not supported).
- 3. USB protocol processing
- 4. Detects SOF/USB_RESET/SUSPEND/RESUME.
- 5. Generates and checks packet IDs.
- 6. Checks CRC5. Generates and checks CRC16.
- 7. Supports 4 transfer modes (Control/Interrupt /Bulk/ Isochronous).
- 8. Supports 8 EPs.

Table 17-1 Endpoints

EP0:	Control	64byte × 1 FIFO
EP1:	Control / Interrupt / Bulk / Isochronous (IN)	64byte × 2 FIFO
EP2:	Control / Interrupt / Bulk / Isochronous (OUT)	64byte × 2 FIFO
EP3:	Control / Interrupt / Bulk / Isochronous (IN)	64byte × 2 FIFO
EP4:	Control / Interrupt / Bulk / Isochronous (OUT)	64byte × 2 FIFO
EP5:	Control / Interrupt / Bulk / Isochronous (IN)	64byte × 2 FIFO
EP6:	Control / Interrupt / Bulk / Isochronous (OUT)	64byte × 2 FIFO
EP7:	Control / Interrupt / Bulk / Isochronous (IN)	64byte × 2 FIFO


- 9. Supports Dual Packets Mode (except for EP 0)
- 10. Interrupt source signals to the interrupt controller: INTUSBD, INTUSBWKUP

17.2 System Structure TMPM369FDFG/XBG

17.2 System Structure

The USB device controller consists of the USB-Spec2.0 device controller (hereinafter called UDC2) and the bus bridge (hereinafter called UDC2AB) which connects the UDC2 and the AHB bus.

In this section, "17.2.1 AHB Bus Bridge (UDC2AB)" describes the configuration of the UDC2AB, and "17.2.2 Toshiba USB-Spec2.0 Device Controller (UDC2)" describes that of the UDC2.



Note1) TMPM369FDFG/XBG have USB I/O which can be used in Full Speed mode not Low Speed mode. In this section, "PHY" should be read as USB I/O.

Note2) USB2.0 Transceiver Macrocell Interface

Figure 17-1 Block diagram of the USB device controller



17.2.1 AHB Bus Bridge (UDC2AB)

UDC2AB is the bus bridge between the Toshiba USB-Spec2.0 device controller (hereinafter called UDC2) and the AHB.

UDC2AB has the DMA controller that supports the AHB master transfer and controls transfer between the specified address on the AHB and the Endpoints-FIFO (EP I/F) in the UDC2.




Figure 17-2 UDC2AB Block Diagram

17.2 System Structure TMPM369FDFG/XBG

17.2.1.1 Functions and Features

UDC2AB has the following functions and features:

1. Connections with UDC2

There is no specific restriction on the EP configuration for the UDC2 to be connected. However, the DMA controller in UDC2AB (AHB master function) can be connected with one Rx-EP and one Tx-EP. Accesses to other EPs (including EP0) should be made through PVCI I/F of UDC2 using the AHB slave function. Please note the EPx_FIFO register of a UDC2 EP in master transfer with the DMA controller cannot be accessed through PVCI I/F.

If the maximum packet size of the EP to be connected with the AHB master read function is an odd number, there are some restrictions on the usage. See "(3) Setting the maximum packet size in Master Read transfers" for more information.

2. AHB functions

AHB master and AHB slave functions are provided.

a. AHB master function

There are two DMA channels available for the USB device controller. One channel is allocated to the Rx-Ep and the Tx-Ep each.

Table 17-2 AHB Master Functions

8	
Single Burst (INCR/INCR8) transactions	Supported
Split transaction	Supported
Little Endian	Supported
Protection Control	Supported
Early Burst Termination	Supported
Address bus width	32-bit
Data bus width	32-bit
Byte Word Transaction	Supported



The image of Endian conversion is as shown below.




Figure 17-3 Image of Endian conversion in AHB Master function

17.2 System Structure TMPM369FDFG/XBG

b. AHB Slave Function

Specification of the AHB Slave function.

Little Endian	Supported
Single transaction	Supported
Address width	32-bit
Data width	32-bit
Transaction in bytes or words	Supported

The image of Endian conversion is as shown below.




Figure 17-4 Image of Endian conversion in AHB Slave function

17.2.1.2 Configuration

UDC2AB mainly consists of the AHB Slave function that controls the access to the UDC2AB internal registers and UDC2 registers (UDC2 PVCI I/F) and the AHB Master function that controls the DMA access to the UDC2 EP I/F.

The AHB Master function has two built-in channels; Master Read Channel (AHB to UDC2) and Master Write Channel (UDC2 to AHB), which enable DMA transfer between the EP I/F of Rx-EP and Tx-EP of UDC2. Each channel has two built-in 8-word buffers (four in total).

17.2.1.3 Clock Domain

fsys provided by the clock/mode control circuit is connected to CLK_H of the UDC2AB. fsys stops or starts according to the low-power consumption mode of the TMPM369FDFG/XBG.

Since CLK_H is not provided during the fsys being stopped in the low-power consumption mode, IN-TUSBD will not be generated.

Therefore, to detect the connection and disconnection of the VBUS, an interrupt to used needs to be selected from INTUSBPOND generated by the USBDPON pin and INTUSBD at the moment when CLK_H starts or stops.



Refer to "17.5.5.2 Sequence of USB Bus Power (VBUS) Connection/Disconnection" for more information.

USBDCLK provided from USB clock control circuit is connected to CLK_U of UDC2. USBDCLK stops or starts according to the register. To stop or start CLK_U by detecting status such as suspend and resume, configure USB clock control circuit using software.

Page 555 2022/09/30

17.2 System Structure TMPM369FDFG/XBG

17.2.2 Toshiba USB-Spec2.0 Device Controller (UDC2)

UDC2 controls the connection of USB functions to the Universal Serial Bus. UDC2 automatically processes the USB protocol and its PHY-end interface can be accessed via UTMI.

1. SIEC (Serial Interface Engine Control) block

This block manages the protocol in USB. Its major functions are:

- Checks and generates PIDs
- · Checks and generates CRCs
- · Checks device addresses

2. IFM block

This block controls SIEC and EPs. Its major functions are:

- · Writes the received data to the relevant EPs when received an OUT-Token.
- · Reads the transmit data from the relevant EPs when an IN-Token is received.
- · Controls and manages the status of UDC2.0.

3. PVCI-I/F block

This block controls reading and writing between IFM and external register access bus (PVCI). PVCI bus accesses via UDC2AB.

4. EP0 block

This block controls sending and receiving data in Control transfers. When sending or receiving data with DATA-Stage of Control transfers, you should access the FIFO in this block via PVCI-I/F.

5. EPx block

This block controls sending and receiving data of EPx (x = 1 to 7). FIFO can be directly accessed via the EP-I/F. The EP-I/F can make burst transfers.

Please note there are two EPs; one for sending (EPTX) and another for receiving (EPRX). Direction of EPs (send/receive) will be fixed on a hardware basis.






Figure 17-5 Block diagram of UDC2

17.2.2.1 Features and Functions

The main features and functions are as follows:

- 1. Complies with Universal Serial Bus Specification Rev. 2.0.
- 2. Complies with Full-Speed (FS) (not complies with Low-Speed).
- 3. USB protocol processing
- 4. Detects SOF/USB RESET/SUSPEND/RESUME.
- 5. Generates and checks packet IDs.
- 6. Checks CRC5. Generates and checks CRC16.
- 7. Supports 4 transfer modes (Control/Interrupt/Bulk/Isochronous).
- 8. Supports up to 8 EPs.
- 9. Supports Dual Packet Mode (EP 0 excluded)
- 10. EP 1 to 7 can directly access FIFO (EP-I/F)
- 11. Complies with USB 2.0 Transceiver Macrocell Interface (UTMI) (8 bits @ 48 MHz)

17.2.2.2 Specifications of Flags

The UDC2 core outputs various events on USB as flags when they occur. This section discusses those flags.

Page 557 2022/09/30

17.2 System Structure TMPM369FDFG/XBG

1. USB_RESET

Asserts "High" while receiving USB_RESET. Since UDC2 returns to the Default-State by receiving USB_RESET, the application also needs to return to the Default-State.

In Full-Speed operation, UDC2 asserts this flag when SE0 on the USB bus was recognized for 2.5 s or longer. Then, after UDC2 has driven Chirp-K for about 1.5 ms the flag will be deasserted when either one of the following states was recognized:

- a. Chirp from the host (K-J-K-J-K-J) was recognized.
- b. 2 ms or longer has passed without recognizing Chirp from the host (K-J-K-J-K-J).

Note: While the time when the host begins Chirp and the driving time of Chirp-K and Chirp-J depend on the host, asserting period of the USB_RESET flag is around 1.74 ms to 3.5 ms.

2. INT SETUP

In Control transfers, asserts "High" after receiving the Setup-Token. When this interrupt is recognized, the software should read the Setup-Data storage register (8 bytes) to make judgment of request. This interrupt will be deasserted by writing 1 into the UDFS2INT<i_setup>. UDFS2INT should be cleared at the point the interrupt was recognized.

3. INT_STATUS_NAK

In Control transfers, when the host proceeds to the STATUS-Stage and transmits packets while UDC2 is processing the DATA-Stage (before issuing the "Setup_Fin" command), UDC2 will return "NAK" and asserts this flag to "High". When this interrupt is recognized, the software should issue the "Setup_Fin" command from the Command register to make the STATUS-Stage of UDC2 end. This interrupt will be deasserted by writing 1 into the UDFS2INT<i_status_nak>. UDFS2INT should be cleared at the point the interrupt was recognized.

4. INT STATUS

In Control transfers, asserts "High" after finishing the STATUS-Stage normally. This interrupt will be deasserted by writing 1 into the UDFS2INT<i_status>. UDFS2INT should be cleared at the point the interrupt was recognized.

5. INT EP0

In the DATA-Stage of Control transfers, asserts "High" when "ACK" was sent or received (when the transaction finished normally). This interrupt will be deasserted by writing 1 to the UDFS2INT<i_ep0>. UDFS2INT should be cleared at the point the interrupt was recognized.



6. INT EP

In EPs other than EP 0, asserts "High" when "ACK" was sent or received (when the transaction finished normally). In that case, which EP the transfer was made can be identified by checking UDFS2INTEP. This interrupt will be deasserted by writing 1 into the UDFS2INT<i_ep>, or by writing 1 into all bits set in UDFS2INTEP. UDFS2INT should be cleared at the point the interrupt was recognized.

7. INT RX ZERO

"High" is asserted when Zero-Length data is received. In Control transfers, however, "High" is asserted only when Zero-Length data is received in the DATA-Stage. It will not be asserted when Zero-Length data is received in the STATUS-Stage. Which EP has received the data can be identified by reading the UDFS2CMD<rranulpkt_ep> or checking UDFS2INTRX0. This interrupt will be deasserted by writing 1 into the UDFS2INT<i_rradata0>, or by writing 1 into all bits set in UDF2INTRX0. UDFS2INTRX0 should be cleared at the point the interrupt was recognized.

8. INT SOF

Asserts "High" when SOF was received. This interrupt will be deasserted by writing 1 into the UDFS2INT<i_osf>. UDFS2INT should be cleared at the point the interrupt was recognized.

SOF is a packet indicating the start of a frame. It is transmitted from the host to devices every 1ms in the Full-Speed transfers.

9. INT NAK

In EPs other than EP 0, asserts "High" when NAK is transmitted. In that case, which EP has transmitted the NAK can be identified by checking UDFS2INTNAK. This interrupt will be deasserted by writing 1 into the UDFS2INT<i_nak>, or by writing 1 into all bits set in UDFS2INTNAK. By default, this flag will not be asserted when NAK was transmitted. Therefore, you should write 0 into the relevant EP of UDFS2INTNAKMASK to release the mask in order to use this flag.

17.2.2.3 Commands to EP

This section describes about the commands to be issued by UDFS2CMD<com> for the EP specified by UDFS2CMD<ep>.

1. 0x0 : Reserved

Not to be specified.

2. 0x1 : Setup_Fin

Should be issued only for EP0.

This is a command for setting the end of DATA-Stage in Control transfers. As UDC2 continues to send back "NAK" to the STATUS-Stage until this command is issued, the command should be issued when the DATA-Stage finishes or INT STATUS NAK was received.

Note: During Control-WR transfer, read all data received during the Data-Stage first, and then Issue the Setup-Fin com-

3. 0x2 : Set DATA0

Can be issued to EPs except EP0. Should not be issued to EP0.

Page 559 2022/09/30

17.2 System Structure

TMPM369FDFG/XBG

A command for clearing toggling of EPs. While toggling is automatically updated by UDC2 in normal transfers, this command should be issued if it needs to be cleared by software.

4. 0x03 : EP Reset

Can be issued to any EP.

A command for clearing the data and status of EPs. Issue this command when you want to reset an EP in such cases as setting EPs of Set_Configuration and Set_Interface or resetting the EP by Clear Feature. This command will reset the following 5 points:

- a. Clear the UDFS2EP0STS<toggle> / UDFS2EPxSTS<toggle> to DATA0.
- b. Clear the UDFS2EP0STS<status> / UDFS2EPxSTS<status> to Ready.
- c. Clear the UDFS2EP0MSZ<dset> / UDFS2EPxMSZ<dset> and the UDFS2EP0DSZ / UDFS2EPxDSZ.
- d. Clear UDFS2EP0MSZ<tx0_data> / UDFS2EPxMSZ<tx_0data>.
- e. Clear the UDFS2EPxSTS<disable>.

UDC2 makes toggling control by hardware for every transfer. If this command is issued when a transfer of EPs is in progress, toggling of the relevant EP will also be cleared which may cause the synchronization with the host be lost. As in the case of receiving requests as mentioned above, the command should be issued when it is possible to make synchronization with the host.

5. 0x4 : EP Stall

Can be issued to EPs except EP0. Should not be issued to EP0.

A command for setting the status of EPs to "Stall". Issue this command when you want to set the status of an EP to "Stall" in such cases as stalling an EP by Set_Feature. When this command is issued, "STALL" will be always sent back for the EP set. However, the Stall status of EP0 will be cleared when the Setup-Token is received.

This command should not be issued for EPs where Isochronous transfers are used, since transfers are made without Handshake in Isochronous transfers. Even if this command is issued for EPs where Isochronous transfers are set (by UDFS2EOxSTS<t_type>), "STALL" will not be sent back.

6. 0x5 : EP_Invalid

Can be issued to EPs except EP0. Should not be issued to EP0.

A command for setting the status of EPs to "Invalid". Please issue this command when disabling EPs that will not be used when using Set_Config or Set_Interface to set EPs. When this command is issued, the EPs set will make no response. This command should not be issued while transfers of each EP are in progress.

7. 0x6: Reserved

Not to be specified.

8. 0x7 : EP Disable

Can be issued to EPs except EP0. Should not be issued to EP0.

A command for making an EP disabled. When this command is issued, "NAK" will be always sent back from the EP set. This command should not be issued for EPs where Isochronous transfers are used, since transfers are made without Handshake in Isochronous transfers. Even if this command is issued for EPs where Isochronous transfers are set (by UDFS2EPxSTS<t_type>), "NAK" will not be sent back.

9. 0x8 : EP Enable



Can be issued to EPs except EP0. Should not be issued to EP0.

A command for making an EP enabled. Issue this command to cancel the disabled status set by "EP Disable" command.

10. 0x9 : All_EP_Invalid

Setting for EP is invalid.

A command for setting the status of all EPs other than EP0 to "Invalid". Issue this command when you want to apply the "EP_Invalid" command for all EPs. Issue this command when processing Set Configuration and Set Interface like the "EP Invalid" command.

11. 0xA: USB Ready

Should be issued only for EP0.

A command for making connection with the USB cable. Issue this command at the point when communication with the host has become effective after confirming the connection with the cable. Pull-Up of USB-DDP will be made only after this command is issued, and the status of cable connection will be sent to the host.

Please note that the device state of UDC2 (UDFS2ADR<configued> <addressed> <default>) will be set to "Default" when this command was issued.

12. 0xB : Setup_Received

Should be issued for EP0.

A command for informing UDC2 that the SETUP-Stage of a Control transfer was recognized. Issue this command after accepting the INT_SETUP interrupt and the request code was recognized. As UDC2 continues to send back "NAK" to the DATA-Stage/STATUS-Stage until this command is issued, the command should be issued at the end of the INT_SETUP interrupt processing routine.

13. 0xC : EP EOP

Can be issued to any EP.

A command for informing UDC2 that the transmit data has been written. Issue this command when transmitting data with byte size smaller than the maximum transfer bytes (FIFO capacity of the EP or MaxPacketSize, whichever smaller). Issuing this command will set the Data set flag and the data will be sent back to IN-Token from the host. It should not be used when setting Zero-Length data or data of MaxPacketSize.

14. 0xD : EP_FIFO_Clear

Can be issued to any EP.

A command for clearing the data of an EP. The UDFS2EPxMSZ<dset> and the UDFS2EPxDSZ will be cleared at the same time. Issue this command when you want to clear the data currently stored in the FIFO before transmitting the data to the host and set the latest data, for instance in Interrupt transfers. If this command is issued while accessing the EP-I/F, the FIFO of the EP will not be successfully cleared. When issuing this command, epx_val of EP-I/F should be set to 0 before issuing.

15. 0xE: EP TX 0DATA

Can be issued to any EP.

A command for setting Zero-Length data to an EP. Issue this command when you want to transmit Zero-Length data. In the case of transmitting Zero-Length data in Bulk-IN transfers and others to indicate the final transfer, read UDFS2EPxDSZ and confirm it is 0 (no data ex-

Page 561 2022/09/30

17.2 System Structure TMPM369FDFG/XBG

ists in the FIFO of EPx) before setting this command. In the case of writing data from EP-I/F, set this command after the data was written and epx_val became 0. When this command was set, UDFS2EPxMS<tx 0data> of the EP will be set.

Set the next data when the UDFS2EPxMS<tx_0data> is confirmed to be 0. During Isochronous-IN transfer, Zero -Length data is automatically transferred to the IN-Token if data is not set in the FIFO of EP. Do not issue this command.

16. 0xF: Reserved

Not to be specified.

Settings for the following commands will be suspended when issued during a USB transfer, which will be executed after the USB transfer has finished. Suspension of the command will take place for each EP.

- 0x2: Set_DATA0
- 0x3: EP Reset
- 0x4: EP Stall
- 0x5: EP_Invalid
- 0x7: EP Disable
- · 0x8: EP Enable
- 0x9: All_EP_Invalid
- 0xD: EP FIFO Clear
- 0xE: EP TX 0DATA

Therefore, when commands were issued successively for the same EP while a USB transfer is in progress, commands will be overwritten and only the one last issued will be valid. If you need to issue commands to an EP successively, poll UDFS2EPxSTS / UDFS2EPxDSZ to confirm that the command has become valid before issuing next ones. Also, when making an access to the EP-I/F immediately after clearing the FIFO using the EP_Reset/EP_FIFO_Clear command, poll UDFS2EPxDSZ to confirm that the command has become valid before resuming the access to the EP-I/F.

For EP 0, the following commands will be invalid until the Setup_Received command is issued after receiving the Setup-Token:

- · 0x1: Setup_Fin
- 0x2: Set DATA0
- 0x3: EP Reset
- 0x4: EP_Stall
- 0xC: EP EOP
- · 0xD: EP FIFO Clear
- 0xE: EP_TX_0DATA

When the "EP_Stall" command was set to EPx, "Stall" will be set to the UDFS2EPxSTS<status>. When EP_Disable was set, 1 will be set to the UDFS2EPxSTS<disable>. When these two commands (EP_Stall and EP_Disable) were set to the same EPx and the status becomes "Stall" with UDFS2EPxSTS<disable> = 1, "STALL" will be transmitted in the transfer.

When the "EP_Invalid" command was set to EPx, "Invalid" will be set to the UDFS2EPxSTS<status>. When the two commands (EP_Invalid and EP_Disable) were set to the same EPx and the status becomes "Invalid" with UDFS2EPxSTS<disable> = 1, no response will be made in the transfer.

When UDFS2EPxSTS<disable> is 1 and UDFS2EPxMSZ<tx_0data> is 1, Zero-Length data will be transmitted once in the transfer. After the Zero-Length data was successfully transferred, "NAK" will be transmitted.



17.3 How to connect with the USB bus

The circuit below shows how to connect TMPM369FDFG with the USB bus.

Input the VBUS signal to USBDPON pin to detect the connection of the USB power (VBUS).

The Pull-Up process using the pull-up resistor of the D+ and the in-line damping resistor to the D- are required. Also, a ON/OFF control using a port needs to be added to the pull-up resistor. The pull-up resistor should be disconnected when voltage is not applied to the VBUS.

If D+ and D- are unstable, we recommend to add a pull-down resistor to R₁.




Figure 17-6 Connection example of the USB bus and TMPM369FDFG.

Note: R_1 =500k Ω or higher (recommended value), R_S =33 Ω (recommended value), R_{PU} =1.5k Ω (recommended value)

Page 563 2022/09/30

17.4 Registers

The register map of the USBD consists of registers for setting the UDC2AB and that for the UDC2.

When the registers for setting UDC2 are accessed, UDC2AB automatically accesses UDC2 via PVCI I/F.

The register for setting the UDC2AB is 32-bit width. The register for setting the UDC2 is 16-bit width, which is allocated to [15:0]. [31:16] is allocated to the read-only, for indefinite values.

17.4.1 UDC2AB Register

17.4.1.1 UDC2AB Register list

BaseAddress=0x4000 8000

BaseAddress=0x4000_							
Register name		Address(Base+)					
Interrupt Status Register	UDFSINTSTS	0x0000					
Interrupt Enable Register	UDFSINTENB	0x0004					
Master Write Timeout Register	UDFSMWTOUT	0x0008					
UDC2 Setting Register	UDFSC2STSET	0x000C					
DMAC Setting register	UDFSMSTSET	0x0010					
DMAC Read Request Register	UDFSDMACRDREQ	0x0014					
DMAC Read Value Register	UDFSDMACRDVL	0x0018					
UDC2 Read Request Register	UDFSUDC2RDREQ	0x001C					
UDC2 Read Value Register	UDFSUDC2RDVL	0x0020					
-	Reserved	0x0024 to 0x0038 (note 2)					
Arbiter Setting Register	UDFSARBTSET	0x003C					
Master Write Start Address Register	UDFSMWSADR	0x0040					
Master Write End Address Register	UDFSMWEADR	0x0044					
Master Write Current Address Register	UDFSMWCADR	0x0048 (note 1)					
Master Write AHB Address Register	UDFSMWAHBADR	0x004C					
Master Read Start Address Register	UDFSMRSADR	0x0050					
Master Read End Address Register	UDFSMREADR	0x0054					
Master Read Current Address Register	UDFSMRCADR	0x0058 (note 1)					
Master Read AHB Address Register	UDFSMRAHBADR	0x005C					
	Reserved	0x0060 to 0x007C (note 2)					
Power Detect Control Register	UDFSPWCTL	0x0080					
Master Status Register	UDFSMSTSTS	0x0084					
Timeout Count Register	UDFSTOUTCNT	0x0088 (note 1)					
-	Reserved	0x008C to 0x1FC					

Note 1: Be sure to make Read accesses via UDFSDMACRDREQ.

Note 2: Those shown as "Reserved" above are prohibited to access. Read / Write is prohibited to those "Reserved" areas.



17.4.1.2 UDFSINTSTS (Interrupt Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	int_mw_rerror	int_ powerdetect	-	-	int_dmac_ reg_rd	int_udc2_ reg_rd
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	int_mr_ahberr	int_mr_ep_ dset	int_mr_end_ add	int_mw_ ahberr	int_mw_ timeout	int_mw_end_ add	int_mw_set_ add	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	int_usb_ reset_end	int_usb_reset	int_suspend_ resume
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	int_nak	int_ep	int_ep0	int_sof	int_rx_zero	int_status	int_status_ nak	int_setup
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-30	-	R	Read as undefined.
29	int_mw_rerror	R/W	Will be set to 1 when the access to the EP has started Master Write transfer during the setting of common bus access (UDFS2EPxSTS <bus_sel> is 0).(UDFS2EPxSTS<bus_sel> is 0) 0: Not detected 1: EP read error occurred during master write.</bus_sel></bus_sel>
-00	:4	DAM	5
28	int_	R/W	When the status of VBUSPOWER input of UDC2AB changed, it is set to "1".
	powerdetect		0:No changed 1:Status changed
07.00		_	-
27-26	-	R	Read as undefined.
25	int_dmac_ reg_rd	R/W	Will be set to 1 when the register access executed by the setting of UDFSDMACRDREQ is completed and the value read to UDFSDMACCRDVL is set. 0: Not detected.
			1:Register read completed.
24	int_udc2_reg_ rd	R/W	Will be set to 1 when the UDC2 access executed by the setting of UDFSDMACRDREQ is completed and the value read to UDFSDMACRDLV is set.
			Also set to 1 when Write access to the internal register of UDC2 is completed.
			0: Not detected.
			1: Register read/write completed.
23	int_mr_ahberr	R/W	This status will be set to 1 when the AHB error has occurred during the operation of Master Read transfer.
			After this interrupt has occurred, the Master Read transfer block needs to be reset by the UDFSMST-SET <mr_reset>.</mr_reset>
			0: Not detected.
			1: AHB error occurred.
22	int_mr_ep_dset	R/W	Will be set to 1 when the FIFO of EP for UDC2 Tx to be used for Master Read transfer becomes writable (not full).
			0: FIFO is not writable
			1: FIFO is writable
21	int_mr_end_	R/W	Will be set to 1 when the Master Read transfer has finished.
	add		0: Not detected
			1: Master Read transfer finished
20	int_mw_ahberr	R/W	This status will be set to 1 when the AHB error has occurred during the operation of Master Write transfer.
			After this interrupt has occurred, the Master Write transfer block needs to be reset by UDFSMSTSET <mw_reset>.</mw_reset>
			0: Not detected.
			1: AHB error occurred.

Page 565 2022/09/30

Bit	Bit Symbol	Туре	Function
19	int_mw_ timeout	R/W	This status will be set to 1 when time-out has occurred during the operation of Master Write transfer. 0: Not detected. 1: Master Write transfer timed out.
18	int_mw_end_ add	R/W	Will be set to 1 when the Master Write transfer has finished. 0: Not detected. 1: Master Write transfer timed out.
17	int_mw_set_ add	R/W	Will be set to 1 when the data to be sent by Master Write transfer is set to the corresponding EP of Rx while the Master Write transfer is disabled. 0: Not detected. 1: Master Write Transfer address request.
16-11	-	R	Read as undefined.
10	int_usb_reset_ end	R/W	Indicates whether UDC2 has deasserted the usb_reset signal. The timing in which UDC2 sets the UDC2 register to the initial value after USB_RESET is after the usb_reset signal is deasserted. To detect this timing, use this bit. The status of the usb_reset signal can be checked using UDFSPWCTL <usb_reset>. 0: UDC2 has not deasserted the usb_reset signal after this bit was cleared. 1: Indicates UDC2 has deasserted the usb_reset signal.</usb_reset>
9	int_usb_reset	R/W	Indicates whether UDC2 has asserted the usb_reset signal. The status of the usb_reset signal can be checked using UDFSPWCTL <usb_reset>. 0: UDC2 has not asserted the usb_reset signal after this bit was cleared. 1:Indicates UDC2 has asserted the usb_reset signal.</usb_reset>
8	int_suspend_ resume	R/W	Asserts 1 each time the suspend_x signal of UDC2 changes. The status can be checked using the UDFSPWCTL <suspend_x>. 0:Status has not changed. 1: Status has changed.</suspend_x>
7	int_nak	R	The int_nak signal of UDC2 can be directly read. To clear it, clear the corresponding bit of UDFS2INT or UDFS2INTNAK of UDC2.
6	int_ep	R	The int_ep signal of UDC2 can be directly read. To clear it, clear the corresponding bit of UDFS2INT or UDFS2INTEP.
5	int_ep0	R	The int_ep0 signal of UDC2 can be directly read. To clear it, clear the corresponding bit of UDFS2INT.
4	int_sof	R	The int_ep0 signal of UDC2 can be directly read. To clear it, clear the corresponding bit of UDFS2INT.
3	int_rx_zero	R	The int_rx_zero signal of UDC2 can be directly read. To clear it, clear the corresponding bit of UDFS2INT or UDFS2INTRX0.
2	int_status	R	The int_status signal of UDC2 can be directly read. To clear it, clear the corresponding bit of UDFS2INT.
1	int_status_nak	R	The int_status_nak signal of UDC2 can be directly read. To clear it, clear the corresponding bit of UDFS2INT.
0	int_setup	R	The int_setup signal of UDC2 can be directly read. To clear it, clear the corresponding bit of UDFS2INT.



The connection between the output signals of UDC2 and the bits [10:9] and [7:0]of this register is shown below.




Figure 17-7 Connection between the flag output signals and interrupt bits.

Page 567 2022/09/30

17.4.1.3 UDFSINTENB(Interrupt Enable Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	mw_rerror_en	power_ detect_en	-	-	dmac_reg_ rd_en	udc2_reg_ rd_en
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	mr_ahberr_en	mr_ep_ dset_en	mr_end_ add_en	mw_ahberr_ en	mw_ timeout_en	mw_end_ add_en	mw_set_ add_en	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	usb_reset_ end_en	usb_reset_en	suspend_ resume_en
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-30	-	R	Read as undefined.
29	mw_rerror_en	R/W	Controls the mw_rerror interrupt. 0: Disable 1: Enable
28	power_detect_ en	R/W	Controls the power_detect interrupt. 0: Disable 1: Enable
27-26	-	R	Read as undefined.
25	dmac_reg_ rd_en	R/W	Controls the dmac_reg_rd interrupt. 0: Disable 1: Enable
24	udc2_reg_ rd_en	R/W	Controls the udc2_reg_rd interrupt. 0: Disable 1: Enable
23	mr_ahberr_en	R/W	Controls the mw_ahberr interrupt. 0: Disable 1: Enable
22	mr_ep_dset_en	R/W	Controls the mr_ep_dset interrupt. 0: Disable 1: Enable
21	mr_end_ add_en	R/W	Controls the mr_end_add interrupt. 0: Disable 1: Enable
20	mw_ahberr_en	R/W	Controls the mw_ahberr interrupt. 0: Disable 1: Enable
19	mw_ timeout_en	R/W	Controls the mw_timeout interrupt. 0: Disable 1: Enable
18	mw_end_ add_en	R/W	mw_end_add interrupt. 0: Disable 1: Enable
17	mw_set_ add_en	R/W	mw_set_add interrupt. 0:Disable 1: Enable
16-11	-	R	Read as undefined.



Bit	Bit Symbol	Туре	Function
10	usb_reset_	R/W	usb_reset_end interrupt.
	end_en		0: Disable
			1: Enable
9	usb_reset_en	R/W	usb_reset interrupt.
			0: Disable
			1: Enable
8	suspend_	R/W	suspend_resume interrupt.
	resume_en		0: Disable
			1: Enable
7-0	-	R	Read as undefined.

Page 569 2022/09/30

17.4.1.4 UDFSMWTOUT(Master Write Timeout Register)

	31	30	29	28	27	26	25	24						
bit symbol		timeoutset												
After reset	1	1	1	1	1	1	1	1						
	23	22	21	20	19	18	17	16						
bit symbol		timeoutset												
After reset	1	1	1	1	1	1	1	1						
	15	14	13	12	11	10	9	8						
bit symbol				timed	outset									
After reset	1	1	1	1	1	1	1	1						
	7	6	5	4	3	2	1	0						
bit symbol		timeoutset												
After reset	1	1	1	1	1	1	1	1						

Bit	Bit Symbol	Туре	Function
31-1	timeoutset	R/W	The setting should not be changed during the Master Write transfer. Timeout occurs when the number of times CLK_U was set is counted after the data of Master Write (Rx) EP is exhausted.
			The timeout counter comprises 32 bits of which upper 31 bits can be set by timeoutset [31:1] of this register, while the lowest bit of the counter is set to 1.
			As CLK_U is 48 MHz, approximately 20 [ns] to 89 [s] can be set as a timeout value.
			While CLK_U stopped (PHY is being suspended and so on), no timeout interrupt will occur as the counter does not work.
0	timeout_en	R/W	Used to enable Master Write timeout. It is set to Enable by default.
			The setting should not be changed during the Master Write transfer.
			0: Disable
			1: Enable



17.4.1.5 UDFSC2STSET(UDC2 Setting Register)

	31	30	29	28	27	26	25	24
bit symbol					-			
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol					-			
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol					-			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		-		eopb_enable	-	-	-	tx0
After reset	0	0	0	1	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as undefined.
4	eopb_enable	R/W	Used to enable Master Read EOP. It is set to Enable by default. The setting should not be changed during the Master Read transfer.
			If this bit is 0, the final data transfer to UDC2 will not take place when the last word is 1 byte. If the last word is 2 bytes, the final data transfer to UDC2 will take place when epx_w_eop = 0.
			If this bit is 1, the final data transfer to UDC2 will take place when epx_w_eop = 1 regardless of byte number of the last word.
			Note: See the section"17.5.4.1 Master Read transfer" for more information.
			0: Master Read EOP Disabled.
			1: Master Read EOP Enabled.
3-1	-	R	Read as undefined.
0	tx0	R/W	Used to transmit NULL packets at an EP connected to the Master Read operation side. Only valid when the UDFSMSTSTS <mrepempty> is 1, otherwise this bit is ignored. It will be automatically cleared to 0 after writing.</mrepempty>
			Setting 1 to this bit will assert the epx_tx0data signal of the UDC2 EP-I/F and the value of 1 is retained during the transmission of NULL packets. After this bit is set, next data setting for Tx-EP should not be made until it is cleared.
			0: No operation
			1: Transmits NULL packets.

Page 571 2022/09/30

17.4.1.6 UDFSMSTSET(DMAC Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	•	-	-	-	-	-	-	m_burst_type
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	mr_reset	mr_abort	mr_enable	-	mw_reset	mw_abort	mw_enable
After reset	0	0	0	0	0	0	0	0



Bit	Bit Symbol	Туре	Function
31-9	_	R	Read as undefined.
8	m_burst_type	R/W	Selects the type of HBURST[2:0] when making a burst transfer in Master Write/Read transfers. The type of burst transfer made by UDC2AB is INCR8 (burst of 8 beat increment type). Accordingly, 0 (initial value) should be set in normal situation. However, in case INCR can only be used as the type of burst transfer based on the AHB specification of the system, set 1 to this bit. In that case, UDC2AB will make INCR transfer of 8 beat. Please note the number of beat in burst transfers cannot be changed. Setting of this bit should be made in the initial setting of UDC2AB. The setting should not be changed after the Master Write/Read transfers started. Note: UDC2AB does not make burst transfers only in Master Write/Read transfers. It combines burst transfers and single transfers. This bit affects the execution of burst transfers only. 0: INCR8 1: INCR
7	_	R	Read as undefined.
6	mr_reset	R/W	Initializes the Master Read transfer block of UDC2AB. However, as the FIFOs of EPs are not initialized,
			you need to access the UDFS2CMD of UDC2 to initialize the corresponding EP separately from this reset. This reset should be used after stopping the Master operation. This bit will be automatically cleared to 0 after being set to 1. Subsequent Master Read transfers should not be made until it is cleared. 0: No operation 1: Reset
5	mr_abort	W	Controls Master Read transfers. Master Read operations can be stopped by setting 1 to this bit.
			When aborted during transfers, transfer of buffers for Master Read to UDC2 is interrupted and the <mr_enable> bit is cleared, stopping the Master Read transfer. Aborting completes when the <mr_enable> bit is disabled to 0 after setting this bit to 1. 0: No operation 1: Abort</mr_enable></mr_enable>
4	mr_enable	R/W	Controls Master Read transfers. Enabling should be made when setting the transfer address is completed. It will be automatically disabled as the master transfer finishes. Since Master Read operations cannot be disabled with this register, use the <mr_abort> bit if the Master Read transfer should be stopped. 0: Disable 1: Enable</mr_abort>
3	_	R	Read as undefined.
2	mw_reset	R/W	Initializes the Master Write transfer block. However, as the FIFOs of EPs are not initialized, you need to access the UDFS2CMD of UDC2 to initialize the corresponding EP separately from this reset. This reset should be used after stopping the Master operation. This bit will be automatically cleared to 0 after being set to 1. Subsequent Master Write transfers should not be made until it is cleared. 0: No operation 1: Reset
1	mw_abort	w	Controls Master Write transfers. Master Write operations can be stopped by setting 1 to this bit. When aborted during transfers, transfer of buffers for Master Write from UDC2 is interrupted and the <mw_enable> bit is cleared, stopping the Master Write transfer. Aborting completes when the <mw_enable> bit is disabled to 0 after setting this bit to 1. 0:No operation 1: Abort</mw_enable></mw_enable>
0	mw_enable	R/W	Controls Master Write transfers. Enabling should be made when setting the transfer address is completed. It will be automatically disabled as the master transfer finishes. Since Master Write operations cannot be disabled with this register, use the <mw_abort> bit if the Master Write transfer should be stopped. 0: Disable 1: Enable</mw_abort>

Page 573 2022/09/30

17.4.1.7 UDFSDMACRDREQ(DMAC Read Request Register)

	31	30	29	28	27	26	25	24
bit symbol	dmardreq	dmardclr	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol			dma	rdadr			-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	dmardreq	R/W	The bit for requesting read access to the DMAC registers. Setting this bit to 1 will make a read access to the address specified by <dmardadr>. When the read access is complete and the read value is stored in the UDFSDMACRDVL, this bit will be automatically cleared and the UDFSINTSTS<dmac_reg_rd> will be set to 1.</dmac_reg_rd></dmardadr>
			0: No operation
			1: Issue a read request
30	dmardclr	R/W	The bit for forcibly clearing the register read access request associated with DMAC. Setting this bit to 1 will forcibly stop the register read access request by <dmardreq> and the value of <dmardreq> will be cleared to 0. After the forced clearing completes, this bit will be automatically cleared.</dmardreq></dmardreq>
			0: No operation
			1: Issue forced clearing
29-8	_	R	Read as undefined.
7-2	dmardadr[5:0]	R/W	Sets the address of the register (upper 6 bits) to be read. It should be set in combination with the <dmardreq> mentioned above.</dmardreq>
			Any one of the following addresses should be set:
			0x48: Read the UDFSMWCADR.
			0x58: Read the UDFSMRCADR.
			0x88: read the UDFSTOUTCNT.
1-0	-	R	Read as undefined.

Note:Do not set "1" to the <dmardreg> and <dmardclr> at the same time.

Note:Before writing into UDC2 register, Make sure that the <dmardreg> and <dmardclr> is "0".



17.4.1.8 UDFSDMACRDVL(DMAC Read Value Register)

	31	30	29	28	27	26	25	24			
bit symbol		dmardata									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol				dma	rdata						
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				dma	rdata						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol			-	dma	rdata	-					
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-0	dmardata[31:0]	R	This register stores the data requested by UDFSDMACRDREQ. This register should not be accessed when the UDFSDMACRDREQ

Page 575 2022/09/30

17.4.1.9 UDFSUDC2RDREQ(UDC2 Read Request Register)

	31	30	29	28	27	26	25	24	
bit symbol	udc2rdreq	udc2rdclr	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	-	-	-	udc2	rdadr	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol			udc2	rdadr					
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31	udc2rdreq	R/W	The bit for requesting read access to the UDC2 registers. Setting this bit to 1 will make a read access to the address set in the udc2rdadr bit. When the read access is complete and the read value is set to UDFSD-MACRDVL, this bit will be automatically cleared and the UDINTSTS <int_udc2_reg_rd> bit of Interrupt Status register will be set to 1.</int_udc2_reg_rd>
			During a write access to UDC2 registers, it works as a status bit which indicates the access being made to display the value of 1. Subsequent accesses to UDC2 registers should not be made while this bit is set to 1.
			0: No operation
			1: Issue a read request
30	udc2rdclr	R/W	The bit for forcibly clearing the read/write access request of UDC2 registers. Setting this bit to 1 will forcibly stop the register read request/UDC2 write access by udc2rdreq and the value of udc2rdreq will be 0. After the forced clearing completes, this bit will be automatically cleared to 0. When interrupted, the read and write values during the access will not be secured.
			0 : No operation
			1 : Issue forced clearing
29-10	-	R	Read as undefined.
9-2	udc2rdadr[7:0]	R/W	Set the address of the UDC2 register [9:2] to be read. Refer to "17.4.1.1 UDC2AB Register list" for information about the register address of the UDC2. The offset addresses in the above register table (0x0200 to 0x0334) are releant. Set it with the above udc2rdreq.
1-0	_	R	Read as undefined.

Note:Before writing into UDC2 register, Make sure that the <udc2rdreq> and <udc2drclr> is "0".

Note: Do not set "1" to the <udc2rdreq> and <udc2rdclr> at same time.

Note: When the <udc2rdreq>=1 or <udc2rdclr>=1, AHB error response will be occurred after writing into the UDC2 register.



17.4.1.10 UDFSUDC2RDVL(UDC2 Read Value Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				udc2	rdata			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				udc2	rdata			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as undefined.
15-0	udc2rdata[15:0]	R	This register stores the data requested by UDFSDMACRDREQ. This register should not be accessed when the UDFSUDC2RDREQ <udc2rdreq> is set to 1.</udc2rdreq>

Page 577 2022/09/30

17.4.1.11 UDFSARBTSET(Arbiter Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	abt_en	-	-	abtmod	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	abtp	ri_w1	-	-	abtp	ri_w0
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	abtp	ri_r1	-	-	abtpri_r0	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	abt_en	R/W	Enables the arbiter operation when making an access between DMAC and AHB.
			0 should be set to this bit when setting the <abtmod>, <abtpri_w1>, <abtpri_w0>, <abtpri_r1> and <abt-pri_r0> of this register.</abt-pri_r0></abtpri_r1></abtpri_w0></abtpri_w1></abtmod>
			Be sure to set this bit to 1 before starting a DMA access.
			0: Disable (DMA access not allowed)
			1: Enable
30-29	-	R	Read as undefined.
28	abdmod	R/W	Sets the mode of arbiter. Write access is only available when the <abt_en> bit is set to 0.</abt_en>
			If 0 is set to this bit, access rights to the AHB bus will be given in a round-robin fashion regardless of the values set to each <abtpri_w1>, <abtpri_w0>, <abtpri_r1> and <abtpri_r0> bit.</abtpri_r0></abtpri_r1></abtpri_w0></abtpri_w1>
			If 1 is set to this bit, access rights to the AHB bus will be given in accordance with the access priority based on the values set to each <abtpri _="" w1="">, <abtpri _="" w0="">, <abtpri _="" r1=""> and <abtpri _="" r0=""> bit.</abtpri></abtpri></abtpri></abtpri>
			0: Round-robin
			1: Fixed-priority
27-14	_	R	Read as undefined.
13-12	abtpri_w1	R/W	Set the priority of DMA accesses for Master Write 1 when the fixed priority mode is selected. Write access is only available when the <abt_en> bit is set to 0.</abt_en>
			Priority ranges from 00 (highest) to 11 (lowest).
11-10	-	R	Read as undefined.
9-8	abtpri_w0	R/W	Set the priority of DMA accesses for Master Write 0 when the fixed priority mode is selected. Write access is only available when the <abt_en> bit is set to 0.</abt_en>
			Priority ranges from 00 (highest) to 11 (lowest).
7-6	-	R	Read as undefined.
5-4	abtpri_r1	R	Set the priority of DMA accesses for Master Read 1 when the fixed priority mode is selected. Write access is only available when the <abt_en> bit is set to 0.</abt_en>
		<u> </u>	Priority ranges from 00 (highest) to 11 (lowest).
3-2	-	R	Read as undefined.
1-0	abtpri_r0	R/W	Set the priority of DMA accesses for Master Read 0 when the fixed priority mode is selected. Write access is only available when the <abt_en> bit is set to 0.</abt_en>
			Priority ranges from 00 (highest) to 11 (lowest).



Note:Be sure to set different priority values for the <abtpri_w1>, <abtpri_w0>, <abtpri_r1>, and <abt-pri_r0> bits. If the same priority values are set, you will not be able to set 1 to <abt_en>.

(1) Relationship of DMAC and the priority area of the Arbiter setting register

Current UDC2AB specification supports one DMAC for Master Write (DMAC_W0) and one DMAC for Master Read (DMAC_R0). The second DMAC for Master Write (DMAC_W1) and the second DMAC for Master Read (DMAC_R1) are not supported.

Accordingly, setting priority for DMAC_W1 and DMAC_R1 has virtually no meaning, but you should be sure to set different priority values for the abtpri_w1, abtpri_w0, abtpri_r1, and abtpri_r0 bits as mentioned above.

There will be no problem to set values for the corresponding register areas of an unpackaged DMAC. The priority areas of Arbiter Setting register correspond with DMAC as shown below.




Figure 17-8 Relationship between DMAC and priority areas

Page 579 2022/09/30

17.4.1.12 UDFSMWSADR(Master Write Start Address Register)

	31	30	29	28	27	26	25	24		
bit symbol		mwsadr								
After reset	1	1	1	1	1	1	1	1		
	23	22	21	20	19	18	17	16		
bit symbol		-		mw	sadr					
After reset	1	1	1	1	1	1	1	1		
	15	14	13	12	11	10	9	8		
bit symbol				mw	sadr					
After reset	1	1	1	1	1	1	1	1		
	7	6	5	4	3	2	1	0		
bit symbol			-	mw	sadr	-				
After reset	1	1	1	1	1	1	1	1		

Bit	Bit Symbol	Туре	Function
31-0	mwsadr[31:0]	R/W	Set the start address of Master Write transfer. However, as this master operation only supports address increments, values lower than the UDFSMWEADR should be set.

17.4.1.13 UDFSMWEADR(Master Write End Address Register)

	31	30	29	28	27	26	25	24
bit symbol				mw	eadr			
After reset	1	1	1	1	1	1	1	1
	23	22	21	20	19	18	17	16
bit symbol				mw	eadr			
After reset	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8
bit symbol				mw	eadr			
After reset	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
bit symbol				mw	eadr			
After reset	1	1	1	1	1	1	1	1

Bit	Bit Symbol	Туре	Function
31-0	mweadr[31:0]	R/W	Set the end address of Master Write transfer. However, as this master only supports address increments, values above the UDFSMWSADR should be set.



17.4.1.14 UDFSMWCADR(Master Write Current Address Register)

	31	30	29	28	27	26	25	24				
bit symbol		mwcadr										
After reset	1	1	1	1	1	1	1	1				
	23	22	21	20	19	18	17	16				
bit symbol				mw	cadr							
After reset	1	1	1	1	1	1	1	1				
	15	14	13	12	11	10	9	8				
bit symbol				mw	cadr							
After reset	1	1	1	1	1	1	1	1				
	7	6	5	4	3	2	1	0				
bit symbol				mw	cadr							
After reset	1	1	1	1	1	1	1	1				

Bit	Bit Symbol	Туре	Function
31-0	mwcadr[31:0]	R	Displays the addresses to which transfers from EPs to the Master Write buffers have been currently completed in Master Write transfers. This can be used in case a timeout interrupt has occurred or an error occurred during the transfer process.
			This address is incremented at the point when the data is set from the EP to the Master Write buffer, while the data will reside inside the target device or the Master Write buffer during the Master Write transfer process until the displayed address.

17.4.1.15 UDFSMWAHBADR(Master Write AHB Address Register)

	31	30	29	28	27	26	25	24		
bit symbol	mrsadr									
After reset	1	1	1	1	1	1	1	1		
	23	22	21	20	19	18	17	16		
bit symbol				mrs	sadr					
After reset	1	1	1	1	1	1	1	1		
	15	14	13	12	11	10	9	8		
bit symbol			-	mrs	sadr					
After reset	1	1	1	1	1	1	1	1		
	7	6	5	4	3	2	1	0		
bit symbol				mrs	sadr					
After reset	1	1	1	1	1	1	1	1		

Bit	Bit Symbol	Туре	Function
31-0	mrsadr[31:0]	R	Displays the address where the transfer to the target device has completed in Master Write transfer. This can be used in case a timeout interrupt has occurred or an error occurred during the transfer process. This address is incremented at the point when the data is set to the target device, while the data will reside inside the target device or during the Master Write transfer process until the displayed address.

Page 581 2022/09/30

17.4.1.16 UDFSMRSADR(Master Read Start Address Register)

	31	30	29	28	27	26	25	24			
bit symbol		mrsadr									
After reset	1	1	1	1	1	1	1	1			
	23	22	21	20	19	18	17	16			
bit symbol				mrs	sasr	-	-				
After reset	1	1	1	1	1	1	1	1			
	15	14	13	12	11	10	9	8			
bit symbol				mrs	sadr						
After reset	1	1	1	1	1	1	1	1			
	7	6	5	4	3	2	1	0			
bit symbol			-	mrs	sadr						
After reset	1	1	1	1	1	1	1	1			

Bit	Bit Symbol	Туре	Function
31-0	mrsadr[31:0]	R/W	Set the start address of Master Read transfer. However, as this master only supports address increments, values lower than the UDFSMWEADR should be set.

17.4.1.17 UDFSMREADR(Master Read End Address Register)

	31	30	29	28	27	26	25	24		
bit symbol	mreadr									
After reset	1	1	1	1	1	1	1	1		
	23	22	21	20	19	18	17	16		
bit symbol			_	mre	eadr					
After reset	1	1	1	1	1	1	1	1		
	15	14	13	12	11	10	9	8		
bit symbol				mre	eadr					
After reset	1	1	1	1	1	1	1	1		
	7	6	5	4	3	2	1	0		
bit symbol				mre	eadr					
After reset	1	1	1	1	1	1	1	1		

Bit	Bit Symbol	Туре	Function
31-0	mreadr[31:0]	R/W	Set the end address of Master Read transfer. However, as this master only supports address increments, values above the UDFSMRSADR should be set.



17.4.1.18 UDFSMRCADR(Master Read Current Address Register)

	31	30	29	28	27	26	25	24
bit symbol		-	-	mro	cadr		-	-
After reset	1	1	1	1	1	1	1	1
	23	22	21	20	19	18	17	16
bit symbol			-	mro	cadr			
After reset	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8
bit symbol				mro	cadr			
After reset	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
bit symbol				mro	cadr			
After reset	1	1	1	1	1	1	1	1

Bit	Bit Symbol	Туре	Function
31-0	mrcadr[31:0]	R	Displays the address to which transfers from the target device to the EP have been currently completed in Master Read transfers. This address is incremented at the point when the data is set from the Master Read buffer to the EP, while the data will reside inside the FIFO for the EP during the Master Read transfer process until the displayed address.

17.4.1.19 UDFSMRAHBADR(Master Read AHB Address Register)

	31	30	29	28	27	26	25	24		
bit symbol		mrahbadr								
After reset	1	1	1	1	1	1	1	1		
	23	22	21	20	19	18	17	16		
bit symbol				mrah	nbadr					
After reset	1	1	1	1	1	1	1	1		
	15	14	13	12	11	10	9	8		
bit symbol				mrah	badr	_				
After reset	1	1	1	1	1	1	1	1		
	7	6	5	4	3	2	1	0		
bit symbol				mrah	badr					
After reset	1	1	1	1	1	1	1	1		

Bit	Bit Symbol	Туре	Function
31-0	mrahbadr[31:0]	R	Displays the address where the transfer from the target device to UDC2AB has completed in Master Read transfer. This address is incremented at the point when the data is set from the target device, while the data will reside inside the buffer or the FIFO for the EP during the Master Read transfer process until the displayed address.

Page 583 2022/09/30

17.4.1.20 UDFSPWCTL(Power Detect Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	wakeup_en	phy_re- mote_wkup	phy_resetb	suspend_x	phy_suspend	pw_detect	pw_resetb	usb_reset
After reset	0	0	1	1	0	0	1	0



Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as 0.
7	wakeup_en	R/W	Set this bit to '1' if you want to shift the TMPM369FDFG/XBG to low-power consumption mode to stop CLK_H when the USB is suspended.
			If this bit is set to '1', the WAKEUP signal will be asserted to 0 asynchronously when the suspended status (<suspend_x>=1) is cancelled. This allows TMPM369FDFG/XBG to resuming from the low-power consump-tion mode using INTUSBWKUP.</suspend_x>
			Refer to "17.5.7 Suspend / Resume" for more information about how to use this bit. 0: Do not assert the WAKEUP signal.
			1:Assert the WAKEUP signal.
6	phy_remo- to_wkup	R/W	This bit is used to perform the remote wakeup function of USB. Setting this bit to 1 makes it possible to assert the udc2_wakeup output signal (wakeup input pin of UDC2) to 1. However, since setting this bit to 1 while no suspension is detected by UDC2 (when suspend_x = 1) will be ignored (not to be set to 1), be sure to set it only when suspension is detected. It will be automatically cleared to 0 when resuming the USB is completed (when suspend_x is deasserted). See also "1.3.24.8 Suspend / Resume" for more information on using this bit.
			Refer to "17.5.7 Suspend / Resume" for more information about how to use this bit.
			0: No operation
		D044	1: Wakeup
5	phy_resetb	R/W	Setting this bit to 0 will make the PHYRESET output signal asserted to 1. The PHYRESET signal can be used to reset PHY. Since this bit will not be automatically released, be sure to clear it to 1 after the specified reset time of PHY.
			0: Reset asserted
			1: Reset deasserted
4	suspend_x	R	Detects the suspend signal (a value of the suspend_x signal from UDC2 synchronized).
			0: Suspended (<suspend_x> = 0)</suspend_x>
			1: Unsuspended (<suspend_x> = 1)</suspend_x>
3	phy_suspend	R/W	Setting this bit to 1 will make the PHYSUSPEND output signal asserted to 0 (CLK_H synchronization). It can be used as a pin for suspending PHY.
			Setting this bit to 1 makes the UDC2 register and UDFSDMACRDREQ not accessible.
			It will be automatically cleared to 0 when resumed (when suspend_x of UDC2 is deasserted).
			Refer to "17.5.7 Suspend / Resume" for more information about how to use this bit.
			0: Not suspended.
		1	1: Suspended
2	pw_detect	R	Indicates the status of the VBUSPOWER input of the UDC2AB.
			0: USB bus disconnected (VBUSPOWER = 0)
			1: USB bus connected (VBUSPOWER = 1)
1	pw_resetb	R/W	Software reset for UDC2AB(See "17.5.1 Reset" for details). Setting this bit to 0 will make the PW_RE-SETB output pin asserted to 0.
			Resetting should be made while the master operation is stopped.
			Since this bit will not be automatically released, be sure to clear it.
			0: Reset asserted.
		1	1: Rest deasserted.
0	usb_reset	R	The value of the usb_reset signal from the UDC2 synchronized.
			0: usb_reset = 0
			1: usb_reset = 1

Page 585 2022/09/30

17.4.1.21 UDFSMSTSTS(Master Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	mrepempty	mrbfemp	mwbfemp	mrepdset	mwepdset
After reset	0	0	0	1	1	1	0	0

Bit	Bit Symbol	Туре	Function
31-5	_	R	Reset as undefined.
4	mrepempty	R	This is a register that indicates the EP for UDC2Rx is empty. Ensure that this bit is set to 1 when sending a NULL packet using the UDFSC2STSET <tx0>. (This bit is the eptx_empty input signal with CLK_H synchronization.)</tx0>
			0: Indicates the EP contains some data.
			1: Indicates the EP is empty.
3	mrbfemp	R	Indicates whether or not the buffer for the Master Read DMA in UDC2AB is empty.
			0: Indicates the buffer for the Master Read DMA contains some data.
			1: Indicates the buffer for the Master Read DMA is empty.
2	mwbfemp	R	Indicates whether or not the buffer for the Master Write DMA in UDC2AB is empty.
			0: Indicates the buffer for the Master Write DMA contains some data.
			1: Indicates the buffer for the Master Write DMA is empty.
1	mrepdset	R	This bit will be set to 1 when the data to be transmitted is set to the Tx-EP of UDC2 by Master Read DMA transfer, making no room to write in the EP. It will turn to 0 when the data is transferred from UDC2 by the IN-Token from the host. While this bit is set to 0, DMA transfers to the EP can be made. (This bit is the eptx_dataset input signal with CLK_H synchronization.)
			0: Data can be transferred into the EP.
			1: There is no space to transfer data in the EP.
0	mwepdset	R	This bit will be set to 1 when the data received is set to the Rx-EP of UDC2. It will turn to 0 when the entire data was read by the DMA for Master Write. (This bit is the eprx_dataset input signal with CLK_H synchronization.)
			0: No data exists in the EP.
			1: There is some data to be read in the EP.



17.4.1.22 UDFSTOUTCNT(Timeout Count Register)

	31	30	29	28	27	26	25	24		
bit symbol		tmoutcnt								
After reset	1	1	1	1	1	1	1	1		
	23	22	21	20	19	18	17	16		
bit symbol				tmo	utcnt					
After reset	1	1	1	1	1	1	1	1		
	15	14	13	12	11	10	9	8		
bit symbol				tmo	utcnt					
After reset	1	1	1	1	1	1	1	1		
	7	6	5	4	3	2	1	0		
bit symbol				tmo	utcnt					
After reset	1	1	1	1	1	1	1	1		

Bit	Bit Symbol	Туре	Function
31-0	tmoutcnt[31:0]	R	This is used for debugging. Values of the timer can be read when the UDFSMWTOUT <timeout_en> is enabled. It will be decremented each time CLK_U is counted after the EP for Master Write (Rx-EP) becomes empty. This register cannot be read by directly specifying the address. In order to read it, set a value to the UDFSD-MACRDREQ and then read the value from UDFSDMACRDVL.</timeout_en>

17.4.2 UDC2 Register

17.4.2.1 UDC2 Registers

BaseAddress=0x4000_8000

Register name	Address(Base+)	
UDC Address-State Register	UDFS2ADR	0x0200
UDC2 Frame Register	UDFS2FRM	0x0204
-	Reserved	0x0208
UDC2 Command Register	UDFS2CMD	0x020C
UDC2 bRequest-bmRequest Type Register	UDFS2BRQ	0x0210
UDC2 wValue register	UDFS2WVL	0x0214
UDC2 wIndex Register	UDFS2WIDX	0x0218
UDC2 wLength Register	UDFS2WLGTH	0x021C
UDC2 INT Register	UDFS2INT	0x0220
UDC2 INT EP Register	UDFS2INTEP	0x0224
UDC2 INT EP Mask Register	UDFS2INTEPMSK	0x0228
UDC2 INT RX DATA0 Register	UDFS2INTRX0	0x022C
UDC2 EP0 MaxPacketSize Register	UDFS2EP0MSZ	0x0230
UDC2 EP0 Status Register	UDFS2EP0STS	0x0234
UDC2 EP0 Datasize Register	UDFS2EP0DSZ	0x0238
UDC2 EP0 FIFO Register	UDFS2EP0FIFO	0x023C
UDC2 EP1 MaxPacketSize Register	UDFS2EP1MSZ	0x0240
UDC2 EP1 Status Register	UDFS2EP1STS	0x0244
UDC2 EP1 Datasize Register	UDFS2EP1DSZ	0x0248
UDC2 EP1 FIFO Register	UDFS2EP1FIFO	0x024C

Page 587 2022/09/30

BaseAddress=0x4000_8000

Register name)	Address(Base+)
UDC2 EP2 MaxPacketSize Register	UDFS2EP2MSZ	0x0250
UDC2 EP2 Status Register	UDFS2EP2STS	0x0254
UDC2 EP2 Datasize Register	UDFS2EP2DSZ	0x0258
UDC2 EP2 FIFO Register	UDFS2EP2FIFO	0x025C
UDC2 EP3 MaxPacketSize Register	UDFS2EP3MSZ	0x0260
UDC2 EP3 Status Register	UDFS2EP3STS	0x0264
UDC2 EP3 Datasize Register	UDFS2EP3DSZ	0x0268
UDC2 EP3 FIFO Register	UDFS2EP3FIFO	0x026C
UDC2 EP4 MaxPacketSize Register	UDFS2EP4MSZ	0x0270
UDC2 EP4 Status Register	UDFS2EP4STS	0x0274
UDC2 EP4 Datasize Register	UDFS2EP4DSZ	0x0278
UDC2 EP4 FIFO Register	UDFS2EP4FIFO	0x027C
UDC2 EP5 MaxPacketSize Register	UDFS2EP5MSZ	0x0280
UDC2 EP5 Status Register	UDFS2EP5STS	0x0284
UDC2 EP5 Datasize Register	UDFS2EP5DSZ	0x0288
UDC2 EP5 FIFO Register	UDFS2EP5FIFO	0x028C
UDC2 EP6 MaxPacketSize Register	UDFS2EP6MSZ	0x0290
UDC2 EP6 Status Register	UDFS2EP6STS	0x0294
UDC2 EP6 Datasize Register	UDFS2EP6DSZ	0x0298
UDC2 EP6 FIFO Register	UDFS2EP6FIFO	0x029C
UDC2 EP7 MaxPacketSize Register	UDFS2EP7MSZ	0x02A0
UDC2 EP7 Status Register	UDFS2EP7STS	0x02A4
UDC2 EP7 Datasize Register	UDFS2EP7DSZ	0x02A8
UDC2 EP7 FIFO Register	UDFS2EP7FIFO	0x02AC
Reserved	-	0x02B0 to 0x32C
UDC2 INT NAK Register	UDFS2INTNAK	0x0330
UDC2 INT NAK MASK Register	UDFS2INTNAKMSK	0x0334
Reserved	-	0x0338 to 0x03FC

Note 1: Those shown as "Reserved" above and the area from 0x0400 to 0x0FFF are prohibited to access. Read / Write is prohibited to these areas.

Note 2: The registers are initialized by reset_x or USB_reset.



17.4.2.2 How to access the UDC2 register

The bits 15-0 of the AHB data bus of UDC2AB are connected to the UDC data bus.

The bit31-16 are read-only (read value: undefined).

Make a WORD (32-bit) access for both write and read. (However, a BYTE (8-bit) access may be made for Write accesses to the EPx FIFO register. Details will be described later).

It will take some time to complete an access for both write and read.

Be sure to begin subsequent accesses after the previous UDC2 register access is completed, using the int_udc2_reg_rd interrupt. (You can also use the UDFSUDC2RDREQ<udc2rdreq> to confirm the access status when reading.)

· Write access

When making a write access to the UDC2 register, write it directly in the relevant address.

· Read access

When making a read access to the UDC2 register, use UDFSUDC2RDREQ and DFSUDC2RDVL.

First, you set the address to access to the UDFSUDC2RDREQ and then read the data from the UDFSUCS2RDVL for reading. You cannot read the data directly from the address shown in the "17.4.2.1 UDC2 Registers".

EPx FIFO register

When making a write access to the EPx_FIFO register, a lower 1-byte access may be required in UDC2 PVCI I/F. In such a case, make a BYTE access to the lower 1 byte for UDC2AB.

If a lower 1-byte access is required when making a read access, make an access via UDF-SUDC2RDREQ as usual and read the data from UDFSUDC2RDVL. In that case, the access to UDFSAUDC2RDVL can be either by WORD or BYTE.

Reserved Register in UDC2

Do not make any access to registers of EPs not supported by UDC2 to be connected and to "Reserved" registers. (In case those registers are accessed, the access from UDC2AB to UDC2 itself will take place. It will be a Dummy write to UDC2 in case of write accesses. In case of read accesses, the read data from UDC2 (udc2_rdata) will be an indefinite value and the indefinite value will be set to the UDFSUDC2RDVL.)

· Accesses when UDC2 is suspended

When UDC2 is in the suspended status, register accesses to UDC2 become unavailable if the clock (= CLK_U) supply from USB clock control circuit is stopped. Make no register accesses to UDC2 in such cases. If the UDC2 register is accessed when the UDFSPWCTL<phy_suspend> is set to 1, an AHB error will be returned.

Page 589 2022/09/30

Access flow diagram for UDC2 register is shown below.




Figure 17-9 Write Access Flow Diagram of the UDC2 Register




Figure 17-10 Read Access Flow Diagram of the UDC2 Register



17.4.2.3 UDFS2ADR(Address-State register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	stage_err	ep_bi_mode	cur_s	speed	suspend	configured	addressed	default
After reset	0	0	0	0	0	0	0	1
	7	6	5	4	3	2	1	0
bit symbol	-		dev_adr					
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function							
31-16	_	R	Read as undefined.							
15	stage_err	R/W	Indicates whether Control transfers finished normally up to the STATUS-Stage. 1 will be set when the Setup-Token is received in DATA-Stage/STATUS-Stage or in the case of "STALL" transmission. When set, it will be cleared when the next Control transfer has been finished normally. 0: Other than above conditions. 1: Received the Setup-Token in DATA-Stage/STATUS-Stage or "STALL" transmission.							
14	ep_bi_mode	R/W	Selects whether to use the EP bidirectionally as a driver. Setting this bit to 1 will enable an EP number to be used bidirectionally in USB communication. 2: Single direction 3: Dual direction							
13-12	cur_speed[1:0]	R	Indicates the present transfer mode on the USB bus. 00: Reserved 01: Full-Speed 10: Reserved 11: Reserved							
11	suspend	R	Indicates whether or not UDC2 is in suspended state. 0: Normal 1: Suspend							
10	configured	R/W	Set the present device state of UDC2. This should be set in accordance with the request received from the host. Please note that you should not set 1 to more than one bit.							
9	addressed	R/W	001: default (to be set when the DeviceAddress = 0 was specified by the Set_address request in Default / Address state (this will be set by the hardware when USB_RESET is received))							
8	default	R/W	 addressed (to be set when ConfigurationValue = 0 was specified by the Set_configuration request after the Set_address request finished normally and in the Address/Configured state). configured (to be set when the Set_configuration request is received). 							
7	_	R	Read as undefined.							
6-0	dev_adr[6:0]	R/W	Sets the device address assigned by the host. The device address should be set after Set_address has finished normally (after STATUS-Stage finished normally).							

Page 591 2022/09/30

17.4.2.4 UDFS2FRM(Frame register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	create_sof	-	f_st	atus	-		frame	
After reset	0	0	1	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	frame							
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function						
31-16	-	R	Read as undefined.						
15	create_sof	R/W	Sets whether to generate the SOF flag internally when the SOF from the host is unavailable due to a bus error. This should be set if you wish to synchronize frames by SOF in Isochronous transfers. If enabled, the internal frame time counter will operate and the SOF flag will be output even when the SOF-Token could not be received successfully. 0: Generates no flag						
14	_	R	1: Generates a flag read as undefined.						
13-12	f status[1:0]	R	Indicates the status of the frame number.						
			00: Before: Will be set if the Micro SOF/SOF was not received when 1frame-time (Full-Speed:1 ms) has passed after receiving the Micro SOF/SOF when <create_sof> is enabled. In the Frame register, the frame number received in the last Micro SOF/SOF has been set.</create_sof>						
			01: Valid: Will be set when the Micro SOF/SOF was received. Indicates a valid frame number is set in the Frame register.						
			Lost: Indicates that the frame number maintained by the host is not synchronized with the value of UDFS2FRM. Accordingly, this will be set in the following cases:						
			When the system was reset or suspended.						
			If the next Micro SOF/SOF was not received when 2 frame-time (Full-Speed: 1 x 2 ms) has passed after receiving the previous Micro SOF/SOF when <create_sof> is enabled.</create_sof>						
			Also note that transition to the Lost status only happens after the system was reset or when it is suspended if <create_sof> is disabled.</create_sof>						
11	_	R	Read as undefined.						
10-0	frame[10:0]	R	Indicates the frame number when SOF is received.						
			This will be valid when <f_status> is "Valid".</f_status>						
			Should not be used if <f_status> is "Before" or "Lost" as correct values are not set.</f_status>						



17.4.2.5 UDFS2CMD(Command register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	int_toggle	-	-	-		rx_nul	pkt_ep	
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	ep com							
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function						
31-16	-	R	Read as undefined.						
15	int_toggle	R/W	Makes the DATA-PID toggle when Handshake is not received in Interrupt-IN transfers.						
			0: Do not toggle when not received						
			1: Toggle when not received as well						
14-12	-	R	Read as undefined.						
11-8	rx_nulpkt_ep	R	Indicates the receiving EP when Zero-Length data is received.						
	[3:0]		Then the INT_RX_ZERO flag is asserted, read this bit to check to which EP it was asserted. Once Zero- ength data is received and the EP number is retained, the value of this register will be retained until Zero ength data is received next time or hardware reset is made. If there is more than one EP of OUT direc- on, this bit will be renewed each time Zero-Length data is received. In that case, UDFS2INTRX0 can be sed to identify which EP has received the data.						
7-4	ep[3:0]	R/W	Sets the EP where the command to be issued will be valid. (Do not specify an EP not existing.)						
3-0	com[3:0]	R/W	Sets the command to be issued for the EP selected in ep[3:0]. Refer to "17.2.2.3 Commands to EP" for more information.						
			0x0: Reserved						
			0x1: Setup_Fin						
			0x2: Set_DATA0						
			0x3: EP_Reset						
			0x4: EP_Stall						
			0x5: EP_Invalid						
			0x6: Reserved						
			0x7: EP_Disable						
			0x8: EP_Enable						
			0x9: All_EP_Invalid						
			0xA: USB_Ready						
			0xB: Setup_Received						
			0xC: EP_EOP						
			0xD: EP_FIFO_Clear						
			0xE: EP_TX_0DATA						
			0xF: Reserved						

Page 593 2022/09/30

17.4.2.6 UDFS2BRQ(bRequest-bmRequest Type register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	request							
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	dir	req_	req_type recipient					
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as undefined
15-8	request[7:0]	R	Indicates the data of the second byte received with the Setup-Token (bRequest field).
7	dir	R	Indicates the data of the first byte received with the Setup-Token (bmRequestType field). Direction of Control transfers. 0: Control-WR transfer 1: Control-RD transfer
6-5	req_type[1:0]	R	Type of requests 00: Standard request 01: Class request 10: Vendor request 11: Reserved
4-0	recipient[4:0]	R	Requests are received by 0_0000: Device 0_0001: Interface 0_0010: EP 0_0011: etc. 0_0100-1_1111: Reserved



17.4.2.7 UDFS2WVL(wValue register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				va	lue			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				va	lue			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as undefined.
15-8	value[15:8]	R	Indicates the data of the fourth byte received with the Setup-Token (wValue (High) field).
7-0	value[7:0]	R	Indicates the data of the third byte received with the Setup-Token (wValue (Low) field).

Page 595 2022/09/30

17.4.2.8 UDFS2WIDX(wIndex register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	index							
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				inc	dex			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined
15-8	index[15:8]	R	Indicates the data of the sixth byte received with the Setup-Token (wIndex (High) field).
7-0	index[7:0]	R	Indicates the data of the fifth byte received with the Setup-Token (wIndex (Low) field).



17.4.2.9 UDFS2WLGTH(wLength register)

	31	30	29	28	27	26	25	24		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol				len	igth					
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		length								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as undefined
15-8	length[15:8]	R	Indicates the data of the eighth byte received with the Setup-Token (wLength (High) field).
7-0	length[7:0]	R	Indicates the data of the seventh byte received with the Setup-Token (wLength (Low) field).

Page 597 2022/09/30

17.4.2.10 UDFS2INT(INT register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	m_nak	m_ep	m_ep0	m_sof	m_rx_data0	m_status	m_status_nak	m_setup
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	i_nak	i_ep	i_ep0	i_sof	i_rx_data0	i_status	i_status_nak	i_setup
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15	m_nak	R/W	Sets whether or not to output <i_nak> to the INT_NAK pin.</i_nak>
			0: output
			1: no output
14	m_ep	R/W	Sets whether or not to output <i_ep> to INT_EP pin.</i_ep>
			0: output
			1: no output
13	m_ep0	R/W	Sets whether or not to output <i_ep0> to INT_EP0 pin.</i_ep0>
			0: output
			1: no output
12	m_sof	R/W	Sets whether or not to output <i_sof> to INT_SOF pin.</i_sof>
			0: output
			1: no output
11	m_rx_data0	R/W	Sets whether or not to output <i_rx_data0> to INT_RX_ZERO pin.</i_rx_data0>
			0: output
			1: no output
10	m_status	R/W	Sets whether or not to output <i_status> to INT_STATUS pin.</i_status>
			0: output
			1: no output
9	m_status_nak	R/W	Sets whether or not to output <i_status_nak> to INT_STATUS_NAK pin.</i_status_nak>
			0: output
			1: no output
8	m_setup	R/W	Sets whether or not to output <i_setup> to INT_SETUP pin.</i_setup>
			0: output
			1: no output
7	i_nak	R/W	This will be set to 1 when NAK is transmitted by EPs except EP0.
			(EPs to which you wish to output the INT_NAK flag can be selected using UDFS2INTNAKMASK). Writing 1 to this bit will make each bit of UDFS2INTNAK cleared to 0.
6	i_ep	R/W	This will be set to 1 when transfers to EPs other than EP0 have successfully finished
			(EPs to which you wish to output the flag can be selected using UDFS2INTNAKMASK). Writing 1 to this bit will make each bit of UDFS2INTEP cleared to 0.
5	i_ep0	R/W	This will be set to 1 when the transfer to EP0 has successfully finished.
4	i_sof	R/W	This will be set to 1 when the SOF-token is received or after 1 frame-time was counted in the create_sof mode.
3	i_rx_data0	R/W	This will be set to 1 when Zero-Length data is received. (EPs to which you wish to output the flag can be selected using UDFS2INTNAKMASK). Writing 1 to this bit will make each bit of UDFSINTTRX0 cleared to 0. This will not be set to 1 when Zero-Length data is received in the STATUS-Stage of Control-RD transfers.



Bit	Bit Symbol	Туре	Function
2	i_status	R/W	This will be set to 1 when the STATUS-Stage has successfully finished in Control transfers at EP0. (This will be set to 1 when Zero-Length data is received in the STATUS-Stage and successfully finished in Control-RD transfers, and when Zero-Length data is transmitted in the STATUS-Stage and successfully finished in Control-WR transfers.)
1	i_status_nak	R/W	This will be set to 1 when the packet of STATUS-Stage is received in the Control-RD transfers at EP0. When this bit was set which means the DATA-Stage has finished, set the "Setup-Fin" command by the UDFS2CMD to make the stage of UDC2 proceed to the STATUS-Stage. When receiving the data having the size of an integral multiple of MaxPacketSize (64 bytes) in the DATA-Stage of Control-WR transfers, Zero-Length data may be received to indicate the end of the DATA-Stage. After that, as the end of the DATA-Stage can be recognized by this i_status_nak when receiving the In-token in the STATUS-Stage, make UDC2 proceed to the STATUS-Stage.
0	i_setup	R/W	This will be set to 1 when the Setup-Token was received in Control transfers at EP0.

Page 599 2022/09/30

17.4.2.11 UDFS2INTEP(INT_EP register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	i_ep7	i_ep6	i_ep5	i_ep4	i_ep3	i_ep2	i_ep1	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15-8	Reserved	R/W	Write as "0".
7-1	i_ep7 to i_ep1	R/W	Flags to indicate the transmitting/receiving status of EPs (except for EP0).
			The relevant bit will be set to 1 when the transfer to EPs other than EP0 has successfully finished. (EPs to which you wish to output the int_ep flag can be selected using UDFS2INTEPMSK.).
			0: No data transmitted/received.
			1: Some data transmitted/received
0	_	R/W	Read as undefined.



17.4.2.12 UDFS2INTEPMSK(INT_EP_MASK register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	m_ep7	m_ep6	m_ep5	m_ep4	m_ep3	m_ep2	m_ep1	m_ep0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15-8	Reserved	R/W	Write as "0".
7-0	m_ep7 to m_ep0	R/W	Mask control of flag output. 0 : output 1: no output Sets whether or not to output flags of UDFS2INTEP and UDFS2INTRX0 to the int_ep pin and the int_rx_zero pin respectively. When an EP is masked, each bit of UDFS2INTEP will be set when the transfer of the relevant EP has successfully finished, but the int_ep pin will not be asserted. Similarly, when an EP is masked, each bit of UDFS2INTRX0 will be set when Zero-Length data is received at the relevant EP, but the int_rx_zero pin will not be asserted. However, bit 0 is only valid for UDFS2INTRX0.

(1) How to use UDFS2INT / UDFS2INTEP / UDFS2INTEPMSK

An example of using UDFS2INT / UDFS2INTEP / UDFS2INTEPMSK is provided for EP1 to 3.

1. When using EP 1 and EP 2 with DMA (EP I/F) and using only EP3 via PVCI-I/F

LIDECOINT	<i_ep></i_ep>	Used as the interrupt source of EP3. This bit is also used when clearing.
UDFS2INT	<m_ep></m_ep>	Used as the mask of the interrupt source of EP3.
	<i_ep1></i_ep1>	Don't care
UDFS2INTEP	<i_ep2></i_ep2>	Don't care
	<i_ep3></i_ep3>	Don't care
	<m_ep1></m_ep1>	Set 1 to mask the bit.
UDFS2IN- TEPMSK	<m_ep2></m_ep2>	Set 1 to mask the bit.
. Z. Mort	<m_ep3></m_ep3>	Write 0.

2. When using EP2 and EP3 via PVCI-I/F and using EP1 with DMA

After initialization, set 1 to UDFS2INTEPMSK of the EP to be used with DMA to mask it. When making interrupt responses for more than one EPs, be sure to use UDFS2INTEP. Ignore UDFS2INT<i ep> and always enable <m_ep> as 0.

Do not clear the source using UDFS2INT<i_ep>. After the interrupt has occurred, you need to check UDFS2INT and UDFS2INTEP to determine the source. When clearing the source, use each source bit of UDFS2INT interrupt to clear it.

LIDECOINT	<i_ep></i_ep>	Write as 0.
UDFS2INT	<m_ep></m_ep>	Write as 0.
	<i_ep1></i_ep1>	Don't care
UDFS2INTEP	<i_ep2></i_ep2>	Used as the interrupt source of EP2. This bit is also used when clearing.
	<i_ep3></i_ep3>	Used as the interrupt source of EP3. This bit is also used when clearing.
	<m_ep1></m_ep1>	Set 1 to mask the bit.
UDFS2IN- TEPMSK	<m_ep2></m_ep2>	Used as the mask of the interrupt source of EP2. Write as "0".
	<m_ep3></m_ep3>	Used as the mask of the interrupt source of EP3. Write as "0".



17.4.2.13 UDFS2INTRX0(INT_RX_DATA0 register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	rx_d0_ep7	rx_d0_ep6	rx_d0_ep5	rx_d0_ep4	rx_d0_ep3	rx_d0_ep2	rx_d0_ep1	rx_d0_ep0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15-8	Reserved	R/W	Write as "0".
7-0	rx_d0_ep7 to rx_d0_ep0	R/W	Flags for indicating Zero-Length data received at EP 0:No Zero-Length data received 1:Zero-Length data received The relevant bit will be set to 1 when EPs have received Zero-Length data. (EPs to which you wish to output the int_rx_zero flag can be selected using UDFS2INTEPMSK) For bit 0 (EP 0), it will be set to 1 only when Zero-Length data is received in the DATA-Stage while processing the request. Since it will not be set when Zero-Length data is received in the STATUS-Stage, use the int_status flag.

Page 603 2022/09/30




Figure 17-11 Interrupt Status and Mask Register



17.4.2.14 UDFS2INTNAK(INT_NAK register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	i_ep7	i_ep6	i_ep5	i_ep4	i_ep3	i_ep2	i_ep1	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15-8	Reserved	R/W	Write as "0",
7-1	i_ep7 to i_ep1	R/W	Flags to indicate the status of transmitting NAK at EPs (except for EP0)
			0: No NAK transmitted
			1: NAK transmitted
			The relevant bit will be set to 1 when NAK is transmitted by EPs other than EP0. (EPs to which you wish to output the INT_NAK flag can be selected using UDFS2INTEPMSK.)
0	_	R	Read as undefined.

Page 605 2022/09/30

17.4.2.15 UDFS2INTNAKMSK(INT_NAK_MASK register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	m_ep7	m_ep6	m_ep5	m_ep4	m_ep3	m_ep2	m_ep1	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15-8	Reserved	R/W	Write as "0".
7-1	m_ep7 to m_ep1	R/W	Mask control of flag output 0: output 1: no output Sets whether or not to output flags of UDFS2INTNAK to the int_nak pin respectively. When EPs are masked, each bit of UDFS2INTNAK will be set when NAK is transmitted in the transfer of the relevant EP, but the int_nak pin will not be asserted.
0	-	R	Read as undefined.






Figure 17-12 Interrupt and Status Register

Page 607 2022/09/30

17.4.2.16 UDFS2EP0MSZ(EP0_MaxPacketSize register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	tx_0data	-	-	dset	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-				max_pkt			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as defined.
15	tx_0data	R	When the "EP_TX_0DATA" command is issued to EP0 by UDFS2CMD, this bit will be set to 1 which will be cleared to 0 after the Zero-Length data has been transmitted.
14-13	-	R	Read as defined.
12	dset	R	Indicates the status of UDFS2EP0FIFO. It will be cleared to 0 when the Setup-Token is received. 0: No valid data exists 1: Valid data exists
11-7	-	R	Read as "0".
6-0	max_pkt[6:0]	R/W	Sets MaxPacketSize of EP0.



17.4.2.17 UDFS2EP0STS(EP0_Status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	ep0_mask	-	tog	ıgle		status		-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15	ep0_mask	R	Will be set to 1 after the Setup-Token is received. Will be cleared to 0 when the "Setup_Received" command is issued. No data will be written into the UDFS2EP0FIFO while this bit is 1. 0: Data can be written into UDFS2EP0FIFO.
			1: Data can not be written into UDFS2EP0FIFO.
14	-	R	Read as undefined.
13-12	toggle[1:0]	R	Indicates the present toggle value of EP. 00: DATA0 01: DATA1 10: Reserved 11: Reserved
11-9	status[2:0]	R	Indicates the present status of EP0. It will be cleared to "Ready" when the Setup-Token is received. 000: Ready (Indicates the status is normal) 001: Busy (To be set when returned "NAK" in the STATUS-Stage) 010: Error (To be set in case of CRC error in the received data, as well as when timeout has occurred after transmission of the data) 011: Stall (Returns "STALL" when data longer than the Length was requested in Control-RD transfers) 100 to 111: Reserved
8-0	-	R	Read as undefined.

Page 609 2022/09/30

17.4.2.18 UDFS2EP0DSZ(EP0_Datasize register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-				size			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as undefined.
6-0	size[6:0]	R	Indicates the number of valid data bytes stored in UDFS2EP0FIFO.
			It will be cleared to when the Setup-Token is received.



17.4.2.19 UDFS2EP0FIFO(EP0_FIFO register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				da	ata			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				da	ata			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15-0	data[15:0]	R/W	Used for accessing data from PVCI-I/F to EP0.
			For the method of accessing this register, see "17.7.1.1 Control-RD transfer", "17.7.1.2 Control-WR transfer (without DATA-Stage)" and "17.7.1.3 Control-WR transfer (with DATA-Stage)".
			The data stored in this register will be cleared when the request is received (when the INT_SETUP interrupt is asserted).

Page 611 2022/09/30

17.4.2.20 UDFS2EPxMSZ(EPx_MaxPacketSizeRegister)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	tx_0data	-	-	dset (note1)	-		max_pkt		
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol				max	_pkt	-			
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15	tx_0data	R	When the "EPx_TX_0DATA" command is issued to EPx by UDFS2CMD or Zero-Length data has been set at EP-I/F, this bit will be set to 1. It will be cleared to 0 after the Zero-Length data has been transmitted.
14-13	-	R	Read as undefined.
12	dset	R	Indicates the status of EPx_FIFO. 0: No valid data exists 1: Valid data exists
11	-	R	Read as undefined.
10-0	max_pkt[10:0]	R/W	Sets MaxPacketSize of EPx. Set this when configuring the EP when Set_Configuration and Set_Interface are received. Set an even number for a transmit EP. On USB, when MaxPacketSize of a transmit EP is an odd number, set an even number to max_pkt and make the odd number of accesses to the EP. (For instance, set 1024 to max_pkt when the MaxPacketSize should be 1023 bytes.) Note: For details, refer to "17.9.2 Appendix B About Setting an Odd Number of Bytes as MaxPacketSize".

Note 1: The initial value of <dset> after reset is 1 when the EPx is a transmit EP, while it is 0 when the EPx is a receive EP.

Note 2: The initial value of <dset > after USB_RESET is 1 when the EPx is a transmit EP, while it is "Retain" when the EPx is a receive EP.

Note 3: x=1 to 7



17.4.2.21 UDFS2EPxSTS(EPx_Status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	pkt_mode	bus_sel	tog	gle		status		disable
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	7 dir	6	5	4 -	-	уре	1 num	0 n_mf

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as undefined.
15	pkt_mode	R/W	Selects the packet mode of EPx. Selecting the Dual mode makes it possible to retain two pieces of packet data for the EPx.
			0: Single mode
			1: Dual mode
14	bus_sel	R/W	Select the bus to access to the FIFO of EPx.
			0: Common bus access
			1: Direct access
13-12	toggle[1:0]	R	Indicates the present toggle value of EPx.
			00: DATA0
			01: DATA1
			10: DATA2
			11: MDATA
11-9	status[2:0]	R	Indicates the present status of EPx. By issuing EP_Reset from UDFSCMD, the status will be "Ready."
			000: Ready (Indicates the status is normal)
			001: Reserved
			010: Error (To be set in case a receive error occurred in the data packet, or when timeout has occurred after transmission. However, it will not be set when "Stall" or "Invalid" has been set.)
			011: Stall (To be set when "EP-Stall" was issued by UDFS2CMD.)
			100 to 110: Reserved
			111: Invalid (Indicates this EP is invalid)
8	disable	R	Indicates whether transfers are allowed for EPx. If "Not Allowed," "NAK" will be always returned for the Token sent to this EP.
			0: Allowed
			1: Not Allowed
7	dir	R/W	Sets the direction of transfers for this EP.
			0: OUT (Host-to-device)
			1: IN (Device-to-host)
6-4	_	R	Read as undefined.
3-2	t_type[1:0]	R/W	Sets the transfer mode for this EP.
			00: Control
			01: Isochronous
			10: Bulk
			11: Interrupt
1-0	num_mf[1:0]	R/W	When the Isochronous transfer is selected, set how many times the transfer should be made in the frames.
			00: 1-transaction
			01: 2-transaction
			10: 3-transaction
			11: Reserved

Page 613 2022/09/30

Note 1: Setting for this register should be made when configuring the EP when Set_Configuration and Set_Interface are received.

Note 2: x=1 to 7

Note 3: Each EP depend on the product specification.



17.4.2.22 UDFS2EPxDSZ(EPx_Datasize register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-		size	
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				si	ze			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-11	_	R	Read as undefined.
10-0	size[10:0]	R	Indicates the number of valid data bytes stored in EP1_FIFO. In the Dual Packet mode, the number of data bytes to be accessed first will be shown.

Note:x=1 to 7

Page 615 2022/09/30

17.4.2.23 UDFS2EPxFIFO(EPx_FIFO register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				da	ata			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				da	ata			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	0.
15-0	data[15:0]	R/W	Used for accessing data from PVCI-I/F to EPx.

Note:x=1 to 7



17.5 Description of UDC2AB operation

17.5.1 Reset

UDC2AB supports software reset by the UDFSPWCTL<pw resetb>.

It also supports master channel reset (UDFSMSTSET<mr_reset>/<mw_reset>) for DMAC master transfers.

Software reset (UDFSPWCTL<pw resetb>)

Some bits of each register are initialized by hardware reset but not initialized by software reset with the values retained. As details are provided in the descriptions of each register, refer to "17.4.1.1 UDC2AB Register list".

When the USB bus power is detected, make software reset as initialization is needed.

Master channel reset (UDFSMSTSET<mr_reset><mw_reset>

While the <mw_reset> bit is provided for the Master Write transfer block and the <mr_reset> bit for the Master Read transfer block, only the relevant master blocks are initialized and the UDC2AB register will not be initialized. For more information on using each reset, see "17.4.1.6 UDFSMSTSET(DMAC Setting Register)".

Page 617 2022/09/30

17.5.2 Interrupt Signals

There are two interrupt output signals of UDC2AB, INTUSBD and INTUSBWKUP.

17.5.2.1 INTUSBD Interrupt Signal

Interrupt output signal of INTUSBD consists of interrupts generated by UDC2 and that generated by other sources.

Once the interrupt condition is met, UDC2AB sets the corresponding bit of its UDFSINTSTS. When that bit is set, INTUSBD will be asserted if the relevant bit of UDFSINTENB has been set to "Enable."

When the relevant bit of UDFSINTENB has been set to "Disable," 1 will be set to the corresponding bit of UDFSINTSTS while INTUSBD will not be asserted.

When the relevant bit of UDFSINTENB is set to "Enable" with UDFSINTSTS set, INTUSBD will be asserted immediately after the setting is made.

Initial values for UDFSINTENB are all 0 (Disable).

Interrupt output signal of INTUSBD will not be generated while CLK H is stopped.




Figure 17-13 Relationship of INTUSBD and registers



17.5.2.2 INTUSBWKUP Interrupt

INTUSBWKUP interrupt occurs at the falling edge of the WAKEUP output signal.

WAKEUP will be asserted when the following conditions match:UDFSPWCTL<wakeup_en> is 1 and the suspended condition is cancelled (UDFSPWCTL<suspend_x>=1). WAKEUP will be asserted when VBUS is disconnected (VBUSPOWER=0) as well.

INTUSBWKUP interrupt occurs regardless of the status of CLK_H.

Page 619 2022/09/30

17.5.3 Operation Sequence

The operation sequence of UDC2AB is as follows:

- 1. Hardware reset
- 2. Set the interrupt signal

Configure the INTUSBD interrupt, the INTUSBWKUP interrupt and the USBDPON interrupt.

3. VBUS detection (connect) and reset

Refer to "17.5.5.2 Sequence of USB Bus Power (VBUS) Connection/Disconnection" and "17.5.1 Reset" for details.

4. USB enumeration response

Refer to "17.6 USB Device Response" for details.

- 5. Master Read / Master Write transfer
 - a. Master Read transfer

Make a Master Read transfer corresponding to the receiving request from the USB host. Refer to "17.5.4.1 Master Read transfer" for details.

b. Master Write transfer

Make a Master Write transfer corresponding to the sending request from the USB host. Refer to "17.5.4.2 Master Write transfer" for details.

6. VBUS detection (disconnect)

The USB bus power supply may be disconnected at any time.

Refer to "17.5.5.2 Sequence of USB Bus Power (VBUS) Connection/Disconnection" for details.




Figure 17-14 Operation Sequence

Page 621 2022/09/30

17.5.4 Master Transfer Operation

This section describes the master transfer operation of UDC2AB.

When you start a master transfer, be sure to set the transfer setting of the relevant EP of UDC2 (UDFS2EPxSTS
bus_sel>) to the direct access mode. It is prohibited to start DMAC when it is set to "Common bus access."

17.5.4.1 Master Read transfer

(1) Master Read mode

There are two modes of the master read mode: EOP enable mode and EOP disable mode.

(a) EOP enable mode

Master Read transfers when UDC2STSET<eopb_enable> is set to 1 (Master Read EOP enable) are described here. Master Read operations will be as follows:

- 1. Set UDFSMWSADR and UDFSMWEADR.
- 2. Set the bits associated to the master read operation of UDFSMSTSET and set 1 to <mr_enable>.
- 3. UDC2AB starts the data transfer to the EP of UDC2. UDC2 transfers the data to the IN token from the USB host.
- 4. When the Master Read transfer reaches the Master Read end address, UDC2AB asserts the mr end add interrupt.
- 5. After the handling by the software ended, return to 1.

· About Short packets

If the transfer size (Master Read End Address - Master Read Start Address Å{1) is not the same size as the Max packet size, the last IN transfer will be the transfer of short packets.

Example: In case Master Read transfer size 139 bytes and the Max packet size 64 bytes.

• About mr_end_add interrupt

The mr_end_add interrupt occurs when the data transfer to the UDC2 EP is finished. In order to confirm whether the entire data has been transferred from UDC2 to the USB host, check the UDFSMSTSTS<mrepempty>.

(b) EOP Disable mode

Master Read transfers when UDC2STSET<eopb_enable > is set to 0 (Master Read EOP disable) are described here. Master Read operations will be as follows:



- 1. Set the register associated to the UDFSMWSADR and UDFSMWEADR.
- 2. Set the bits associated to the Master Read operation of UDFSMSTSET and set 1 to the <mr enable>.
- 3. UDC2AB starts the data transfer to the EP of UDC2. UDC2 transfers the data to the IN token from the USB host.
- 4. When the Master Read transfer reaches the Master Read end address, UDC2AB asserts the mr_end_add interrupt. If the FIFO of the EP has reached the MAX packet size during Master Read transfer, UDC2 transfers the data to the IN token from the USB host. However, if it has not reached yet, data will remain in the FIFO to the next transfer.
- 5. After the handling by the software ended, return to 1.

Note: When UDC2AB is used in the EOP Disable mode, short packets will not be sent out even if the data string to be sent has been transferred. EOP Disable mode should be used only in case the size of the data string is a multiple of the maximum packet size.

The mode can be used if the total size of data string is a multiple of the maximum packet size. For example, the following transfer may be allowed:

Example:

Size of the first Master Read transfer :100 bytes

:100 bytes

Size of the second Master Read transfer

:28 bytes (total of first and second transfer = 128bytes)

Max packet size

:64 bytes

A transfer of 64 bytes will be made twice for the IN transfer.

(2) Aborting of Master Read transfer

You can abort Master Read transfers with the following operation.

- Use UDC2 Command register to set the status of the relevant EP to Disabled (EP_Disable). (If aborted without making the EP disabled, unintended data may be sent to the USB host.)
- 2. In order to stop the Master Read transfer, set 1 (Abort) to UDFSMSTSET <mr_abort>.
- 3. In order to confirm that the transfer is aborted, check that the UDFSMSTSET<mr_enable> was disabled to 0. Subsequent operations should not be made while the mr_enable bit is 1.

(Information on the address where the transfer ended when aborted can be confirmed with Master Read Current Address and Master Read AHB Address registers.)

- 4. In order to initialize the Master Read transfer block, set 1 (Reset) to UDFSMSTSET<mr_reset>.
- 5. Use the Command register (EP FIFO Clear) to initialize the FIFO for the relevant EP.
- 6. Use the Command register (EP Enable) to enable the relevant EP.

17.5 Description of UDC2AB operation

(3) Setting the maximum packet size in Master Read transfers

If the maximum packet size of the EP to be connected with the Master Read function of UDC2AB will be an odd number, there will be following restrictions to which you should pay attention:

Even if the maximum packet size of the EP should be handled as an odd number, the setting of the UDFS2EPxMSZ<max_pkt> should be an even number.

Note: Refer to the "17.9.2 Appendix B About Setting an Odd Number of Bytes as MaxPacketSize" for details.

- Set the UDC2STSET<eopb enable> to 1 (Master Read EOP enable).
- Make the transfer size to be specified for one Master Read transfer (Master Read End Address Master Read Start Address + 1) not exceed the maximum packet size of an odd number

Example:

Set the maximum packet size of EP (value to pass to the USB host) to be 63bytes.

Make the setting of the UDFS2EPxMSZ<max pkt> to be 64 bytes.

Keep the transfer size to be specified for one Master Read transfer to 63 bytes or less.

17.5.4.2 Master Write transfer

(1) Master Write Transfer Sequence

Master Write operations will be as follows:

- 1. Set UDFSMWSADR and UDFSMWEADR.
- 2. Set the bits associated to the UDFSMSTSET and set 1 to the <mw enable>.
- 3. UDC2AB makes a Master Write transfer to the data in the EP received from the USB host.
- 4. Since the mw_end_add interrupt will be asserted when the writing ended to reach the Master Write End Address (with no timeout processed), you should make necessary arrangement with the software. UDC2 will return to 1 after receiving the correct packet.

Note: UDC2AB will assert the mw_set_add interrupt when the packet is received normally from the USB host with the UDFSMSTSET<mw_enable disabled.

(2) Timeout

Master Write transfers would not finish if the OUT transfer from the USB host should stagnate before reaching the Master Write End Address during the transfer. In order to cope with such circumstances, you can set the timeout function.

When this timeout function is used, all data stored in the buffer in UDC2AB at the point of timeout will be transferred to AHB.

Timeout can be processed with the following operation.

- 1. Make an access to the UDFSMWTOUT before starting a Master Write transfer and set timeoutset (timeout time) to make <timeout en> enabled 1.
- 2. Start the Master Write transfer in accordance with the instruction in the preceding section.



- 3. When the timeout has occurred, the mw_timeout interrupt will be asserted. (The mw_end_add interrupt will not be asserted.) In that case, the Master Write transfer is not completed to reach the Master Write End Address. UDC2AB clears the UDFSMSTSET<mw_enable> to 0.
- In UDFSMWCADR, the address to which the transfer has completed to the AHB end can be confirmed.

Please note that the timeout counter advances during the Master Write transfer with the timeout function enabled, but the counter will be reset to the preset value when the OUT transfer from the USB host to the relevant EP is received and begin recounting (see the Figure 17-15). It means that the time until timeout is "from the point when the last transfer from the USB host to the relevant EP has occurred during the Master Write transfer to the preset time," rather than "from the point when the Master Write transfer has begun to the preset time."

If you do not use the timeout function, be sure to set the UDFSMWTOUT<timeout_en> to "Disable 0" before starting the Master Write transfer. In that case, the transfer will not finish until reaching the preset Master Write End Address.




Figure 17-15 Example of MW timeout count

(3) Aborting of Master Write transfers

You can abort Master Write transfers with the following operation.

- 1. Use UDFS2CMD to set the status of the relevant EP to Disable (EP_Disable).
- 2. In order to stop the Master Write transfer, set 1 (Abort) to the UDFSMSTSET<mw abort>.
- 3. In order to confirm the transfer is aborted, check the UDFSMSTSET<mw_enable> was disabled to 0. Subsequent operations should not be made while the <mw_enable> is 1. (Information on the address where the transfer ended when aborted can be confirmed with Master Write Current Address and Master Write AHB Address registers.)
- 4. In order to initialize the Master Write transfer block, set 1 (Reset) to the UDFSMST-SET<mw_reset>.
- 5. Use UDFS2CMD (EP_FIFO_Clear) to initialize the FIFO for the relevant EP.
- 6. Use UDFS2CMD to set the status of the relevant EP to Enable (EP_Enable).

17.5.5 USB Power Management Control

In USB, operations related to power management including detection of USB bus power supply, suspending and resuming are also prescribed in addition to normal packet transfers. This section discusses about how to control those operations.

Note: Be sure to see the USB 2.0 Specification for details of operations.

17.5.5.1 Connection Diagram of Power Management Control Signal

Below is a connection diagram of signals related to power management control.




Figure 17-16 Connection Diagram of Power Management Control Signal



17.5.5.2 Sequence of USB Bus Power (VBUS) Connection/Disconnection

(1) Connect

If CLK_H is operating, the USB bus power (VBUS) connection is detected using the INTUSBD (powerdetect) interrupt and UDFSPWCTL<pw_detect>. If UCLK_H is stopped, the USB power connection (VBUS) is detected using the INTUSBDPON interrupt signal.

After detecting bus power (VBUS), initialize UDC2AB and UDC2 following sequence.

- 1. Use the UDFSPWCTL<pw_resetb> to make software reset. (The <pw_resetb> bit is not automatically released and should be cleared by software.).
- 2. Make an access to UDC2AB and UDC2 registers to make necessary initial settings.
- 3. Use UDFS2CMD to issue the USB Ready command. UDC2 notifies the USB host of the connection via PHY. This condition enables UDC2 to accept USB_RESET from the USB host.
- 4. Once USB_RESET from the USB host is detected, UDC2 initializes the registers inside UDC2 and enumeration with the USB host becomes available. When USB_RESET is detected, the usb_reset / usb_reset_end interrupt occurs.

(2) Disconnect

If CLK_H is operating, the USB bus power (VBUS) disconnection is detected using the IN-TUSBD(powerdetect) interrupt and UDFSPWCTL<pw_detect>. If CLK_H is stopped, the USB power (VBUS) disconnection is detected using the INTUSBWKUP interrupt.ÅB

When the disconnection of the USB bus power (VBUS) is detected, each master transfer will not automatically stop. Then use the pw_resetb bit of Power Detect Control register to make software reset.

17.5.6 USB Reset

USB_RESET may be received not only when the USB host is connected but also at any timing.

UDC2AB asserts the usb_reset / usb_reset_end interrupt when UDC2 has received USB_RESET and returns to the default state. At this time, master transfers will not automatically stop. Use the abort function to end the transfers. Values are initialized by USB_RESET for some registers of UDC2, while they are retained for other registers (refer to the section of UDC2).

Resetting of UDC2 registers when USB_RESET is recognized should be made after the usb_reset_end interrupt has occurred. This is because UDC2 initializes UDC2 registers at the time it deasserts the usb_reset signal.

17.5.7 Suspend / Resume

17.5.7.1 Shift to the suspended state

UDC2AB makes notification of detecting the suspended state of UDC2 by the INTUSBD (suspend_resume) interrupt and the UDFSPWCTL<suspend_x>.

Since master transfers will not automatically stop in this circumstance, you should use the aborting function of each master transfer to make forcible termination if needed.

In case PHY needs to be suspended (clock stop) after the necessary processes finished by software, you can set the UDFSPWCTL<phy_suspend> to make UDC2AB assert PHYSUSPEND which will put PHY in suspended state.



17.5.7.2 Resuming from suspended state (resuming from the USB host)

The procedures to resume from the suspended state is performed based of the condition of the CLK_H. When resuming is recognized, make settings again for restarting master transfers.

1. Stopping the CLK_H

The procedures to stop the CLH H and the signal variation are as shown below.




Figure 17-17 Signal operations when suspended and resumed (when CLK_H is stopped)

- a. The suspend_x of the UDC2 is asserted to zero by detecting the suspend state on the USB bus, and the INTUSBD(suspend_resume) interrupt occurs.
- b. The service routine of the INTUSBD(suspend resume) interrupt clears the interrupt factor.
- c. Set the UDFSPWCTL<phy_suspend> to "1". Setting the <phy_suspend> to "1" asserts the PHYSUSPEND output signal to "0".
 - Zero clear the USBPLLEN<USBDEN> of the USB clock control circuit to stop the CLK U.
- d. Set the UDFSPWCTL<wakeup_en> to "1". Zero clear the UDFSINTENB<power_detect_en><suspend_resume_en> not to generate the INTUSBD(power_detect, suspend_resumu) interrupt.
- e. With the INTUSBWKUP interrupt, the operation mode moves into the low-power consumption mode and stops the CLK H.

Page 629 2022/09/30

- f. By detecting Resume on the USB bus, the WAKEUP output signal will be asserted to 0 asynchronously.By WAKEUP output signal, INTUSBWKUP occurs and the low-power consumption mode is cancelled. Then, supply of CLK H starts.
- g. With the supply of CLK_H, PHYSUSPEND output signal is automatically asserted to "1", and <phy_suspend> is zero-cleared.
 - Set USBPLLEN<USBDEN> of the USB clock control circuit to "1" to activate the CLK $\,$ U.
- h. 2.5 s after the interrupt is asserted (time required for the signal to stabilize when VBUS is disconnected) and check UDFSPWCTL<pw_detect>. If the UDFSPWCTL<pw_detect> is "1", WAKEUP is asserted by Resume. If UDFSPWCTL<pw_detect> is "0", WAKEUP is asserted by disconnection of the VBUS.
- i. To resume, perform the sequences below.To disconnect, perform the sequences of the "17.5.7.3 Resuming from the suspend state (disconnect)".
- j. Clears the interrupt factor and <wakeup_en> to deassert the WAKEUP output signal. Set <suspend_resume_en> to "1".
- k. Resumes from the suspended state.



2. For CLK H to work

The procedures to get the CLK_H work and the signal changes are shown as below.




Figure 17-18 Operation of suspend/resume signals (to get the CLK H work)

- a. INTUSBD(suspend_resume) interrupt occurs by detecting the suspended state on the USB bus.
- b. Clears the interrupt source in the INTUSBD(suspend resume) interrupt service routine.
- c. Set "1" to UDFSPWCTL<phy_suspend>. Setting <phy_suspend> to "1" assert the PHYS-USPEND output signal to "0".

Set USBPLLEN<USBDEN> of the USB clock control circuit to "0" to stop the CLK_U.

- d. The suspend_x becomes "1" by detecting resume on the USB bus.
 - Aslo, $\overline{PHYSUSPEND}$ output signal is deasserted to "1" by detecting the rising edge of the suspend_x.
- e. INTUSBD(suspend resume) interrupt occurs.
- f. Interrupt source is zero cleared in the service routine of the INTUSBD(suspend_resume). Set USBPLLEN<USBDEN> of the USB clock control circuit to "1" to get CLK_U work.
- g. Deasserting the PHYSUSPEND output signal will resume the supply of the CLK_U.
- h. Resumes from the suspend state.

Page 631 2022/09/30

17.5.7.3 Resuming from the suspend state (disconnect)

The procedures to resume from the suspended state (disconnection) and the signal change are shown as below.




Figure 17-19 Operation of suspend/disconnect signals (to stop CLK H)

- a. 0 is asserted to the suspend_x of the UDC2 by detecting the suspend state on the USB bus and this generates the INTUSBD(suspend resume) interrupt.
- b. Interrupt source is cleared by the service routine of the INTUSBD(suspend_resume) interrupt.
- c. <u>Set UDFSPWCTL<phy_suspend></u> to "1". Setting the <phy_suspend> to "1" asserts the <u>PHYS-USPEND</u> output signal to "0".

Set USBPLLEN<USBDEN> of the USB clock control circuit to "0" to stop the CLK_U.

- d. Set the UDFSPWCTL<wakeup_en> to "1". Zero clear the UDFSINTENB<power_detect_en><suspend_resume_en> not to generate INTUSBD(power_detect, suspend_resumu) interrupt.
- e. With the INTUSBWKUP interrupt, the operating mode moves into the low-power consumption mode to stop the CLK H.
- f. If disconnection is detected on the USB bus, the VBUSPOWER pin becomes "0" and the WAKE-UP output signal will be asynchronously asserted to "0".
- g. $\overline{INTUSBWKUP}$ interrupt is generated by the \overline{WAKEUP} output signal and low-power consumption mode is cancelled. The supply of CLK_H starts.



- h. 2.5 s after the interrupt is asserted (time required for the signal to stabilize when VBUS is disconnected), check the UDFSPWCTL<pw_detect>. If UDFSPWCTL<pw_detect> is "1", WAKE-UP is asserted by resume. If UDFSPWCTL<pw_detect> is "0", WAKEUP is asserted by disconnection of VBUS.
- i. If the factor is the resume, perform the sequence written in the "17.5.7.2 Resuming from suspended state (resuming from the USB host)". If the factor is disconnection, perform the sequence below
- j. Zero clear the <phy_suspend> to deassert the PHYSYSPEND output signal.

 Set the USBPLLEN<USBDEN> of the USB clock control circuit to "1" to get the CLK_U work.Clear the interrupt factor and <wakeup en> to deassert the WAKEUP output signal.
- k. Set UDFSPWCTL<pw resetb> using software, initialize the UDC2AB.

17.5.7.4 Remote wakeup from the suspended state

The procedure of remote wakeup from the suspended state and the signal change are shown below.




Figure 17-20 Operation of suspend/remote wakeup signals

- a. suspend_x of the UDC2 is asserted to 0 by detecting the suspended state on the USB bus and the INTUSBD(suspend_resume) interrupt occurs.
- b. Clears the interrupt source in the service routine of the INTUSBD(suspend resume) interrupt.
- c. Set the UDFSPWCTL<phy_suspend> to "1". PHYSUSPEND output signal is asserted to "0" by setting <phy_suspend> to "1"

Page 633 2022/09/30

Set the USBPLLEN<USBDEN> of the USB clock control circuit to "0" to stop the CLK_U.

- d. When requesting remote wakeup, set the UDFSPWCTL<phy_remote_wkup> to 1. Setting the <phy_remote_wkup> to "1" will cause the UDC2 to make a remote wakeup request on the USB bus. Also, <suspend_x> will be deasserted to 1 asynchronously.
- e. Deasserting <suspend_x> will cause the INTUSBD(suspend_resume) interrupt to occur and the PHYSUSPEND output signal to be deasserted to 1.
- f. Set the USBPLLEN<USBDEN> of the USB clock control circuit to "1" to get the CLK_U work.

When the CLK_U starts operating, <phy_remote_wkup> is automatically cleared to "0".

g. Clear the interrupt source.



17.6 USB Device Response

UDC2 initializes the inside of UDC2 and sets various registers when hardware reset is detected, USB_RESET is detected, and an enumeration response is made. This section discusses the operations of UDC2 in each status as well as how to control them externally.

1. When hardware reset is detected

Be sure to reset hardware for UDC2 after the power-on operation. After the hardware reset, UDC2 initializes internal registers and all EPs are in the invalid status, which means the device itself is "Disconnected."

In order to make the status of UDC2 to "Default," issue the "USB_Ready" command. Issuing this command will put UDC2 in the "Full-Speed" mode, enable the Pull-Up resistance of USB-DDP and notify the host of "Connect".

In this status, only the USB_RESET signal is accepted from the host.

2. When USB RESET is detected

UDC2 initializes internal registers when Bus Reset (USB_RESET) is detected on the USB signal, putting the device in the "Default" status. In this status only EP 0 gets "Ready" enabling enumeration with the host.

3. When "Set address" request is received

By setting 010 to the UDFS2ADR<configured> <addressed> <default> and the received address value to the <dev_adr> after receiving the "Set_address" request, UDC2 will be in the "Addressed" status. Setting for this register should be made after the Control transfer has successfully finished (after the STATUS-Stage has ended).

Transfers to EPs other than EP 0 cannot be made in this status.

4. When "Set_configuration" and "Set_interface" requests are received

By setting 100 to the UDFS2ADR<configured> <addressed> <default> after receiving the "Set_configuration" and "Set_interface" requests, UDC2 will be in the "Configured" status.

In the "Configured" status, you can make transfers to the EP to which status settings have been made.

In order to make the EP "Ready," the following settings should be made:

- Set the maximum packet size to UDFS2EPxMSZ
- · Set the transfer mode to UDFS2EPxSTS
- Issue the EP_Reset command to UDFS2CMD

EPs will be available for transmitting and receiving data after these settings have been made.

Figure 17-21 shows the "Device State Diagram".




Figure 17-21 Device state diagram



17.7 Flow of Control in Transfer of EPs

17.7.1 EP0

EP0 supports Control transfer and is used as device control for enumeration. EP0 supports only Single packet mode.

Control transfers have SETUP-Stage, DATA-Stage and STATUS-Stage

The types of transfer are categorized into the following major types:

- · Control-RD transfer
- Control-WR transfer (without DATA-Stag)
- Control-WR transfer (with DATA-Stage)

UDC2 makes control of those three stages by hardware. Flows in each type of transfer are described below.

17.7.1.1 Control-RD transfer

The flow of control in Control-RD transfers is shown below.




Figure 17-22 Flow of the control in Control-RD transfer

The following description is based on the assumption that the UDFS2EP0MSZ<dset> is set to "EP0_DA-TASET flag".

(1) SETUP-Stage

UDC2 asserts the INT_SETUP flag when it has received the Setup-Token. This flag can be cleared by writing 1 into the UDFS2INT<i_setup>. In case flags are combined externally, read the UDFS2INT to confirm which flag is asserted and write "1" into the relevant bit.

Then read Setup-Data storage registers (bRequest-bmRequestType, wValue, wIndex, and wLength registers) to determine the request.

Page 637 2022/09/30

Finally, issue the "Setup_Received" command to inform UDC2 that the SETUP-Stage has finished. Since UDC2 does not allow writing data into the EP0-FIFO before this command is issued, it will keep returning "NAK" to the IN-Token from the host until the command is issued.

(2) DATA-Stage

Write the data to be transmitted to the IN-Token into the EP0-FIFO. If the byte size of the data to send is larger than the MaxPacketSize, divide them into groups of MaxPacketSize before writing. When the number of data reached the MaxPacketSize, the EP0 DATASET flag is asserted.

When the data have been transmitted to the IN-Token from the host with no problem, UDC2 deasserts the EP0_DATASET flag and asserts INT_EP0. Any data remaining to be transmitted should be written into the EP0-FIFO.

If the size of the data to be written is smaller than the MaxPacketSize, issue the "EP_EOP" command to EP0 to inform UDC2 that it is a short packet. With this command, UDC2 recognizes the end of the packet and transmits the short packet data.

Finally, issue the "Setup Fin" command to inform UDC2 that the DATA-Stage has finished.

(3) STATUS-Stage

When the "Setup_Fin" command is issued, UDC2 will automatically make Handshake for the STATUS-Stage. When the STATUS-Stage finished with no problem, the INT_STATUS flag is asserted. When received a packet of STATUS-Stage from the host before the "Setup_Fin" command is issued, UDC2 will return "NAK" and asserts the INT_STATUS_NAK flag. Therefore, if this flag is asserted, be sure to issue the "Setup Fin" command.

17.7.1.2 Control-WR transfer (without DATA-Stage)

The flow of control in Control-WR transfer (without DATA-Stage) is shown below.




Figure 17-23 Flow of control in Control-WR transfer (without DATA-Stage)



(1) SETUP-Stage

Perform the same procedure described in "17.7.1.1 Control-RD transfer".

(2) STATUS-Stage

After issuing the "Setup_Received" command, make register accesses to UDC2 based on each request. Issue the "Setup_Fin" command when all the register accesses to UDC2 have finished. Subsequent processes are basically the same as the STATUS-Stage described in "17.7.1.1 Control-RD transfer". UDC2 will keep on returning "NAK" until the "Setup Fin" command is issued.

Note: While register accesses required for each request are made to UDC2 between 'Issuing the "Setup_Received" command' and 'Issuing the "Setup_Fin" command', register accesses are needed after the end of STATUS-Stage in some cases such as Set Address request and Set Feature (TEST_MODE). Processes required for the standard requests are described in "17.7.1.5 Processing when standard request".

17.7.1.3 Control-WR transfer (with DATA-Stage)

The flow of control in Control-WR transfer (with DATA-Stage) is shown below.




Figure 17-24 Flow of control in Control-WR transfers (with DATA-Stage)

(1) SETUP-Stage

To be processed in the same way of SETUP-Stage as described in 17.7.1.1 Control-RD transfer."

(2) DATA-Stage

When the data is received from the host with no problem, UDC2 asserts the EP0_DATASET flag and asserts the INT_EP0 flag. When this flag is asserted, read the data from EP0_FIFO after confirming the received data size in the UDFS2EP0FIFO, or read the data from EP0_FIFO polling the EP0_DATASET flag.

When the byte size of received data has been read, UDC2 deasserts the EPO_DATASET flag.

Page 639 2022/09/30

(3) STATUS-Stage

To be processed in the same way as in the STATUS-Stage described in "17.7.1.1 Control-RD transfer".

17.7.1.4 Example of using the INT_STATUS_NAK flag

When processing requests without DATA-Stage, the INT_STATUS_NAK flag may get asserted by receiving STATUS-Stage from the host before clearing the INT_SETUP flag after it has been asserted, especially in High-Speed transfers. In case such multiple interrupts should be avoided as much as possible, you can use a method to mask the INT_STATUS_NAK flag for request having no DATA-Stage. In such case, basically set 1 to UDFS2INT<m_status_nak>, while 0 should be set only when requests having DATA-Stage are received. (An example for Control-RD transfers is provided below.)




Figure 17-25 Example of using the INT STATUS NAK flag in Control-RD transfers

(1) SETUP-Stage

After the INT_SETUP flag was asserted, clear the UDFS2INT<i_setup> is set to 1, it should be also cleared.

Then, if the request was judged to have DATA-Stage by reading Setup-Data storage registers, set the UDFS2INT<m status nak> to 0. Then issue the "Setup Received" command.

(2) DATA-Stage→STATUS-Stage

When the INT_STATUS_NAK flag was asserted, the device should also proceed to the STATUS-Stage. Clear the UDFS2INT<i_status_nak> and then issue the "Setup_Fin" command. Also, set 1 to the UDFS2INT<m status nak> in order to get ready for subsequent transfers.

17.7.1.5 Processing when standard request

Examples of making register accesses to UDC when standard requests are received are provided below. Descriptions of each request are basically provided for each state of the device (Default, Address, and Configured).

For the information on register accesses common to each request, see 17.7.1.1, 17.7.1.2 and 17.7.1.3.



You should note, however, descriptions provided below do not include the entire details of standard requests in USB 2.0. Since methods to access registers may vary depending on each user's usage, be sure to refer to the USB 2.0 specifications. You should also refer to the USB 2.0 specifications for "Recipient," "Descriptor Types," "Standard Feature Selectors," "Test Mode Selectors" and other terms appear in the descriptions below.

· Standard requests for "17.7.1.1 Control-RD transfer".

Get Status Get Description Get Configuration

Get Interface Get Frame

Standard requests for "17.7.1.2 Control-WR transfer (without DATA-Stage)".

Clear Feature Set Feature Set Address

Set Configuration Set Interface

• Standard requests for "17.7.1.3 Control-WR transfer (with DATA-Stage)"

Set Description

Note 1: Descriptions with double underlines refer to register accessed to UDC2.

Note 2: Writing accesses to UDFS2CMD are described in the following manner for simplicity:

(Example 1) When writing 0x0 to UDFS2CMD<ep> and 0x4 to <com>

→Issue the EP-Stall command to EP0

(Example 2) When writing the relevant EP to UDFS2CMD<ep> and 0x5 to <com>

→Issue the EP-Invalid command to the relevant EP

(1) Get Status Request

To meet this request, the status of the specified receiving end (recipient) is returned.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
1000_0000 1000_0001 1000_0010	GET_STATUS	Zero	Zero Interface EP	Two	Device Interface, or EP Status

· Common to all states:

If the EP/Interface specified by wIndex does not exist, <u>issue the EP-Stall command to EP0</u>.

· Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

Address state:

<recipient> = Device : Write the information on the device (Table 17-3) to UDFS2EP0FIFO.

<recipient> = Interface: <u>Issue the EP-Stall command to EP0</u>

<recipient> = EP : If wIndex=0(EP0), write the information on EP0 (Table 17-5) to UDFS2EP0FIFO.

windex=0(EPx), issue the EP-Stall command to EP0.

Page 641 2022/09/30

17.7 Flow of Control in Transfer of EPs

· Configured state:

<recipient> = Device : Write the information on the device (Table 17-3) to UDFS2EP0FIFO.

<recipient> = Interface: If the interface specified by IwIndex, write the information on the interface (Table

17-4) to UDFS2EP0FIFO.

<re><recipient> = EP : If the EP specified by wIndex, write the information on the relevant EP(Table 17-5) to</ri>

UDFS2EP0FIFO.

Table 17-3 Information on the device to be returned by Get Status request

D15	D14	D13	D12	D11	D10	D9	D8
0	0	0	0	0	0	0	0
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	Remote Wakeup	Self Powered

RemoteWakeup 0 indicates the bus power while 1 indicates the selfpower.

(D1)

SelfPowered

0 indicates the remote wakeup function is disabled while 1 indicates it is enabled.

Table 17-4 Information on the interface to be returned by Get Status

D15	D14	D13	D12	D11	D10	D9	D8
0	0	0	0	0	0	0	0
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0

Please note that all bits are 0.

Table 17-5 Information on the EP to be returned by Get Status request

D15	D14	D13	D12	D11	D10	D9	D8
0	0	0	0	0	0	0	0
D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	Halt

Halt If this bit is 1, it indicates that the relevant EP is in the "Halt" state.

(D1)



(2) Clear Feature Request

To meet this request, the particular functions are cleared and disabled.

bmRequesType	bRequest	wValue	wIndex	wLength	Data
1000_0000 1000_0001 1000_0010	CLEAR_FEATURE	Feature Selector	Zero Interface EP	Zero	None

· Common to all states:

If Feature Selector (wValue) which cannot be cleared (disabled) or does not exist is specified, issue the EP-Stall command to EP0.

If the EP/Interface specified by wIndex does not exist, <u>issue the EP-Stall command to EP0.</u>

· Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

· Address state:

<recipient> = Device : If wValue=1, disable the DEVICE_REMOTE_WAKEUP function at the user program.

No register access to UDC2 is required.

<recipient> = Interface: Issue the EP-Stall command to EP0.

<recipient> = EP : If wIndex≠0(EPx), issue the EP-Stall command to EP0.

If wValue=0 andwIndex=0(EP0), clear the Halt state of EP0 but no register access to

UDC2 is required.

Configured state:

<recipient> = Device : If wValue=1, disable the DEVICE_REMOTE_WAKEUP function at the user program.

No register access to UDC2 is required.

<recipient> = Interface: <u>Issue the EP-Stall command to EP0.(note)</u>

<recipient> = EP : If wValue=0 and wIndex=0(EPx), issue the EP-Reset command to the relevant com-

mand. If wValue=0 and wIndex=0(EP0), clear the Halt state of EP0 but no register ac-

cess to UDC2 is required.

Note: EP 0 is to be stalled based on the interpretation of the USB 2.0 specifications that "No Feature Selector exists for Interface" here. For more information, see the USB Specification.

Page 643 2022/09/30

17.7 Flow of Control in Transfer of EPs

(3) Set Feature Request

To meet this request, the specific functions are set or enabled.

BmRequesetType	BRequesdt	wValue	wIndex		wLength	Data
1000_0000 1000_0001 1000_0010	SET_FEATURE	Feature Selector	Zero Interface EP	Test Selector	Zero	None

Common to all state:

If Feature Selector (wValue) which cannot be set (enabled) or does not exist is specified, Eissue the EP-Stall command to the EP0.

If the EP/Interface specified by the lower byte of wIndex does not exist, <u>issue the EP-Stall command to EP0.</u>

Note: When using a vendor-specific nonstandard Test Selector, the appropriate operation should be made.

Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications except for the above-mentioned TEST MODE.

· Address state:

<recipient> = Device : If wValue=1, disable the DEVICE_REMOTE_WAKEUP function at the userAfs end.

No register access to UDC2 is required.

<recipient> = Interface: <u>Issue the EP-Stall command to EP0.</u>

<re>cipient> = EP : If the lower byte of wIndex \neq 0 (EPx), issue the EP-Stall to EP0.

If wValue=0 and the lower byte of wIndex=0 (EP0), make EP0 to Halt state. (note 2)

Configured state:

<recipient> = Device : If wValue=1, enable the DEVICE_REMOTE_WAKEUP function at the userAfs end.

No register access to UDC2 is required.

<recipient> = Interface: <u>Issue the EP-Stall command to EP0.(note 1)</u>

<recipient> = EP : If wValue=0 and the lower byte of wIndex≠0(EPx), issue the EP-Stall command to EPO.

If wValue=0 and the lower byte of wIndex=0(EP0), make EP0 to Halt state.(note 2)

Note 1: EP 0 is to be stalled based on the interpretation of the USB specifications that "No Feature Selector exists for Interface" here. For more information, see the USB specifications.

Note 2: USB 2.0 specifications include such description that "Performing the Halt function for EP 0 is neither necessary nor recommended." Accordingly, it can be interpreted that it is not necessary to set UDC2 to the Stall state in this case.

In order to actually make EP 0 be in the Halt state, users have to manage the "Halt state.

Then, when a request is received in the "Halt state", such processes as to issue the EP-Stall command to EP0 in DATA-Stage/STATUS-Stage will be required. (Even if EP0 is set to the Stall state, UDC2 will cancel the Stall state when the Setup-Token is received and will return "ACK.")

As such, the process when SetFeature/ClearFeature is received for EP 0 varies depending on user's usage.



(4) Set Address Request

To meet this request, device addresses are set.

BmRequesetType	BRequesdt	wValue	wIndex	wLength	Data
0000_0000	SET_ADDRESS	Device Address	Zero	Zero	None

For this request, make register accesses shown below within 2 ms after the STATUS-Stage has ended.

(The device address should not be changed before the Setup_Fin command is issued.)

· Default state:

wValue=0: Keep the default state. No register access to UDC2 is required.

wValue#0: Set wValue to UDFS2ADR<dev_adr> and set 010 to <configured>, <addressed> and

<default>. UDC2 will be put in the address state.

· Address state:

wValue=0: Set 0x00 to UDFS2ADR<dev_adr> and 010 to <configured>, <addressed> and <de-

fault>. UDC2 will be put in the default state.

wValue≠0: <u>Set wValue to UDFS2ADR<dev_adr>.</u> UDC2 will be set to a new device address.

Configured state:

Nothing is specified for the operation of devices by the USB 2.0 specification.

(5) Get Descriptor Request

To this request, the specified descriptor is returned.

BmRequesetType	BRequesdt	wValue	wIndex	wLength	Data
1000_0000	GET_DESCRIPTOR	Descriptor Type and Descriptor Index	Zero or Language ID	Descriptor Length	Descriptor

Common to all states:

Write the descriptor information specified by wValue to UDFS2EP0FIFO for the byte size specified by wLength. If the byte size to write is larger than the MaxPacketSize of EP 0, you need to divide the data to write it several times (refer to "17.7.1.1 Control-RD transfer" for details). (If the length of the descriptor is longer than wLength, write the information for wLength bytes from the beginning of the descriptor. If the length of the descriptor is shorter than wLength, write the full information for the descriptor.)

If the descriptor specified by wValue is not supported by the user, <u>issue the EP-Stall command to EP0.</u>



(6) Set Descriptor Request

BmRequesetType	BRequesdt	wValue	wIndex	wLength	Data
0000_0000	SET_DESCRIPTOR	Device Type and Descriptor Index	Language ID or Zero	Descriptor Length	Descriptor

· Common to all states:

When this request is not supported, issue the EP-Stall command to EPO.

• Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

• Address state & Configured state:

Read the information on the description received by UDC2 from UDFS2EP0FIFO.

17.7 Flow of Control in Transfer of EPs

(7) Get Configuration Request

Γ	BmRequesetType	BRequesdt	wValue	wIndex	wLength	Data
	1000 0000	GET_CONFIGURATION	Zero	Zero	One	Configuration Value

• Default state:

To this request, the Configuration value of the current device is returned.

· Address state:

Write 0x00 to UDFS2EP0FIFO. As this is not configured, 0 should be returned.

· Configured state:

Write the current configuration value to the UDFS2EP0FIFO.

Since this has been configured, values other than 0 should be returned.



(8) Set Configuration Request

To meet this request, Device Configuration is set.

BmRequesetType	BRequesdt	wValue	wlndex	wLength	Data
0000 0000	SET_CONFIGURATION	Configuration Value	Zero	Zero	None

· Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

Address state:

When wValue = 0:

- Keeps the address state. No register access to UDC2 is required.

When wValue≠0 and the wValue is a Configuration value matching the descriptor :

- <u>Set 100 to UDFS2ADR<configured> <addressed> <default>.</u>

<For EPs to use>

- <u>Set MaxPacketSize to UDFS2EPxMSZ<max_pkt>.</u>
- <u>Set respective values to UDFS2EPxSTS<pkt_mode>, <bus_sel>, <dir>, <t_type> and <num mf>.</u>
- <u>Issue the EP-Reset coomand to the relevant EPs.</u>

When wValue ≠0 and the wValue is a Configuration value not matching the descriptor:

- Issue the EP-Stall command to EP0.
- · Configured state:

When wValue = 0:

- <u>Set 010 to UDFS2ADR<configured> <addressed> <default>.</u>
- Issue the All-EP-Invalid command.

When Value≠0 and it is a Configuration value matching the descriptor:

<For EPs to use>

- <u>Set the MaxPacketSize to UDFS2EPxMSZ<max_pkt>.</u>
- <u>Set respective values to UDFS2EPxSTS<pkt_mode>, <bus_sel>, <dir>, <t_type> and <num mf>.</u>
- <u>Issue the EP-Reset command to the relevant EPs.</u>

<For EPs to become unused>

- <u>Issue the EP-Invalid command to the relevant EPs.</u>

When wValue $\neq 0$ and the wValue is a Configuration value not matching the descriptor :

- Issue the EP-Stall command to EP0.

(9) Get Interface Request

To meet this request, the AlternateSetting value set by the specified interface is returned.

BmRequesetType	BRequesdt	wValue	wIndex	wLength	Data
1000_0001	GET_INTERFACE	Zero	Interface	One	Alternate Setting

Common to all states:

If the interface specified by wIndex, issue the EP-Stall command to EP0.

Default state

Nothing is specified for the operation of devices by the USB 2.0 specifications.

· Address state:

Issue the EP-Stall to EP0.

• Configured state:

Write the current alternate setting value of the interface specified by the wIndex to UDFS2EP0FIFO.



(10) Set Interface Request

To meet this request, the Alternate Setting value of the specified interface is set.

BmRequesetType	BRequesdt	wValue	wIndex	wLength	Data	
0000_0001	SET_INTERFACE	Alternate Setting	Interface	Zero	None	

· Common to all states:

If the interface specified by wIndex does not exist or if the Alternate Setting specified by wValue does not exist, issue the EP-Stall command to EP0.

Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

· Address state:

Issue the EP-Stall command to EP0.

Configured state:

<For the EPs to use in Alternate Setting of the specified interface>

- <u>Set MaxPacketSize to UDFS2EPxMSZ<max_pkt>.</u>
- <u>Set respective values to UDFS2EPxSTS<pkt_mode>, <bus_sel>, <dir>, <t_type> and <num_mf>.</u>
- EP-ResetIssue the EP-Reset command to the relevant EPs.

<For EPs to become unused>

- <u>Issue the EP-Invalid command to the relevant EPs.</u>

(11) Synch Frame Request

To meet this request, the Synch Frame of the EP is returned.

BmRequesetType	BRequesdt	wValue	wlndex	wLength	Data	
1000 0010	SYNCH_FRAME	Zero	EP	Two	Frame Number	

Common to all states:

If this request is not supported by the EP specified by wIndex, <u>issue the EP-Stall command</u> to EP0.

Default state:

Nothing is specified for the operation of devices by the USB 2.0 specifications.

Address state:

Issue the EP-Stall command to EP0.

Configured state:

Write the Frame Number of the EP specified by wIndex to UDFS2EP0FIFO.

17.7.2 EPs other than EP0

EPs other than EP 0 support Bulk (send/receive), Interrupt (send/receive), and Isochronous (send/receive) transfers and are used to transmit and receive data. They also support the Dual Packet mode which enables high-speed data communication.

TMPM369FDFG/XBG

17.8 Suspend/Resume State

UDC2 enters into a suspended state based on the signal condition from the host. It also returns from the suspended state by resuming operation by the host or UDC2.

Shifting between the states is described below.

17.8.1 Shift to the suspended state

Though the host issues SOF with given intervals (FS: 1 ms) in the normal state, it will stop issuing this SOF to the device when it tries to make the device suspended and the data on the USB signal line will be unchanged keeping the idle state. UDC2 is always monitoring the "line_state" from PHY and makes judgment of whether it is in the suspended state or USB_RESET when the idle state is detected for 3 ms or longer. If judged to be in the suspended state, it will assert "suspend_x" to "Low" and enter in the suspended state.

Please note accesses to registers will be unavailable while UDC2 is suspended, since supply of CLK from USB clock control circuit.

17.8.2 Resuming from suspended state

Resuming from the suspended state can be made in two ways; by outputting a resuming state from the host and by way of remote wakeup from UDC2 (outputting a resuming state).

Resuming process in each case is described below.

17.8.2.1 Resuming by an output from the host

When a resuming state is output by the host, UDC2 deasserts suspend_x to "High" to declare resuming from the suspend state.

17.8.2.2 Resuming by way remote wakeup from UDC2

The remote wakeup function may not be supported by some applications, and it needs to be permitted by the USB host at the time of bus enumeration. You should not assert "wakeup" unless permitted by the system.

If permitted by the system, asserting the "wakeup" pin will make UDC2 output a resuming state to the host to start resuming. Please note that the clock supply from USB clock control circuit is stopped when UDC2 is suspended, so you should keep asserting wakeup until it resumes. The remote wakeup should be operated after 2 ms or more has passed after suspend x was asserted to "Low".



17.9 USB-Spec2.0 Device Controller Appendix

17.9.1 Appendix A System Power Management

In USB, operations related to the enumeration and power control signals (USB-DDP/USB-DDM) for reset and suspend from the host are also prescribed, in addition to normal transfer operations. This Appendix provides information about the specifications of USB 2.0 PHY to be connected and clock control on the system level required for processes related to the USB-DDP/USB-DDM signals. For details of each process, please be sure to check the USB Specification Revision 2.0, USB-I/O specification.

The words in Appendix A are described below.

1. Reset:

The operation of the USB-DDP/USB-DDM signals for initializing the USB device (hereafter called "the device") from the USB host (hereafter called "the host"). After reset, enumeration is performed and then normal transfer operations such as Bulk transfers begin. Upon being connected, the device is always reset. The device also needs to support reset operation at any other arbitrary timing.

2. Suspend

If no bus activity on the USB-DDP/USB-DDM lines including SOF is initiated by the host for 3 ms or longer, the device needs to be put in the suspend mode to reduce power consumption. In this case, the device is required to perform certain operations such as stopping the clock.

3. Resume

The operation of the USB-DDP/USB-DDM signals for resuming normal operation from the suspend mode. Resume operation can be initiated either by the host or the device. Resume operation from the device is called "remote wakeup".

The each operation is described below. The time in () is value in the USB 2.0 Specification.

Page 653 2022/09/30

17.9 USB-Spec2.0 Device Controller Appendix

17.9.1.1 Connect / Disconnect Operations

(1) Connect Operation




Figure 17-26 Connect operation timing

· T0: VBUS detection

When Vbus is detected, a system reset (reset_x input) should be applied to UDC2. xcvr_select is "High" and term_select is "Low".

• T1: Device connect (no later than 100ms after T0)

The device must enable USB-DDP no later than 100 ms after Vbus detection (T0) to notify the host of the connected state. Therefore, when Vbus is detected and the device is ready to communicate with the host, the system should access the UDFS2CMD in UDC2 to set the USB_Ready command. After that, the user system sets the port using software to enable the USB-DDP pull-up.

• T2:USB Reset Start (more than 100ms after 100ms)

(2) Disconnect Operation

When a disconnected state is detected, it is recommended to apply a system reset to UDC2.



17.9.1.2 Reset Operation

The "reset" here refers to the "Reset Signaling" defined in the USB 2.0 Specification, not the system reset (reset x) to UDC2.

(1) When Operation in FS Mode after Reset




Figure 17-27 Reset Operation Timing

· T0: Reset start

Upon recognizing SE0 from the host, UDC2 starts counting to recognize the reset.

• T1: Reset recognition (more than 2.5 μs after T0)

When UDC2 detects SE0 for more than approximately $68~\mu s$ after T0, it recognizes the reset from the host and drives usb reset "High".

T2: deassert of USB reset

At this point, usb_reset is driven "Low" more than 3.5ms from T1.

• T3: Reset end (more than 10ms after T0)

When SE0 from the host finishes and the device enters an idle state, it indicates the end of reset operation. The reset period from the host lasts a minimum of 10 ms.

(2) Notes on Reset Operation

· Initialization of registers after reset

When the reset from the host is completed (when usb_reset changes from "High" to "Low"), all the internal registers of UDC2 are initialized (For the initial value of each register, refer to "17.4 Registers").

Note that registers that are set while usb_reset is "High" are also initialized. Therefore, the UDC2 registers should be set after the reset period is completed.

• DMA transfer (EP-I/F access) after reset

When a reset from the host occurs during DMA transfer, the UDFS2EPxSTS is initialized and the bus access mode is set to "common bus access". Therefore, DMA transfer cannot be continued properly. When a reset occurs, the DMA controller must also be initialized.

In the enumeration operation after reset, configure each EP and then initialize the EPs by setting the EP_Reset command in the UDFS2CMD.

Page 655 2022/09/30

17.9.1.3 Suspend Operation

(1) Suspend operation




Figure 17-28 Suspend operation timing

• T0: End of bus activity

When the end of bus activity from the host (the end of packet) is detected, UDC2 starts counting to recognize suspend.

• T1: Recognition of suspend (3 ms after T0)

When the "FS-J" is detected for more than 3 ms after T0, UDC2 recognizes suspend and drives suspend x "Low".

• T2: Remote wakeup start enable (5 ms after T0)

Resume operation from the device (remote wakeup) is enabled 5 ms after T0.

• T3: Transition to suspend state (10 ms after T0)

The device must enter the suspend state no later than 10 ms after T0. Processes required of the device system to enter the suspend state, such as stopping the CLK_U, must be performed during this period.

It is necessary to control USB clock control circuit to stop the CLK_U to UDC2.

(2) Notes on Suspend Operation

· Internal registers during the suspend state

During the suspend state, UDC2 retains the internal register values, the contents of FIFOs, and the state of each flag. These values and states are also retained after the suspend state is exited by resume operation.

When the CLK_H to UDC2 is stopped, the internal registers in UDC2 cannot be accessed via PVC-I/F and EP-I/F.



17.9.1.4 Resume Operation

(1) Resume Operation by the Host




Figure 17-29 Resume operation timing by the host

- T0: suspend x output of UDC2 is "Low".
- T1: Start of host resume (No timing specifications)

The host starts resume operation ("FS-K") at arbitrary timing to wake up the device from the suspend state. At this point, UDC2 sets suspend_x to "High". (Even if the CLK_U to UDC2 is stopped, suspend_x becomes "High").

During suspend, when CLK_H to UDC2 stops, resume the CLK_H by controlling USB clock control circuit.

When CLK to UDC2 is stopped, it is necessary to control clk_em.

• T2: End of host resume (more than 20 ms after T1)

The host resume operation ("FS-K") lasts for more than 20 ms, and completes after "SE0".

(2) Resume Operation by the Device (Remote Wakeup)




Figure 17-30 Remote wakeup operation timing

Page 657 2022/09/30

- T0: suspend x output of UDC2 is "Low".
- T1: Remote wakeup start enable (more than 2 ms after T0)

The device can be brought out of the suspend state by using the wakeup input of UDC2. Note that the USB specification prohibits remote wakeup for 5 ms after start of the suspend state. The wakeup signal should be set to "High" a minimum of 2 ms after T0 as 3 ms have already elapsed from the start of suspend operation to T0.

• T2: Wakeup input to UDC2 is "High" (after T1)

Set the wakeup signal to "High". No timing requirements are specified for this operation. At this point, UDC2 sets suspend_x to "High". (Even if the CLK_H input to UDC2 is stopped, suspend_x becomes "High".) UDC2 requires the clock input to start resume operation ("FSK"). Then, keep wakeup at "High" until clock supply is resumed.

T3: Start of device resume

When the CLK_H input to UDC2 is resumed, UDC2 starts the device resume ("FS-K"). The device resume period is approximately 2 ms. After confirming the device resume, the host starts the host resume operation.

T4: End of host resume (more than 20 ms after T3)

The host resume operation ("FS-K") lasts for more than 20 ms, and completes after "SE0".

(3) Notes on Resume Operation

The restriction on use of remote wakeup are shown as follows.

To support remote wakeup as the device system, the device must notify the host in the Configuration descriptor that the remote wakeup function is enabled. Even if remote wakeup is supported, it is disabled by default. Remote wakeup can only be used after it is enabled by a request from the host. Use of remote wakeup using the wakeup input is allowed only when these conditions are satisfied.

When using this function, be sure to refer to 17.8 of the USB 2.0 Specification which offers detailed description.



17.9.2 Appendix B About Setting an Odd Number of Bytes as MaxPacketSize

17.9.2.1 Setting an odd number in the UDFS2EPxMSZ

The USB specification allows MaxPacketSize (hereafter referred to as MPS) of each EP to be set as either an odd or even number of bytes for Isochronous and Interrupt transfers. (For Control and Bulk transfers, only an even number can be set.)

In UDC2, MPS is set through UDFS2EPxMSZ<max_pkt>. The EP FIFOs of UDC2 only support even numbers of bytes. It is therefore recommended that MSP be set as an even number of bytes as a general rule.

When using MPS by odd bytes, it is possible to make <max_pkt> into odd number. However, there are restrictions shown in Table 17-6 by the access method of a bus. In the case of EP direct access, an odd number cannot be set in <max_pkt> for a transmit EP. In this case, an even number should be set in <max_pkt> and write accesses to the EP FIFO should be controlled to implement an odd number of maximum write bytes. (For example, when MPS is 1023 bytes, <max_pkt> should be set to 1024 bytes.)

Table 17-6 Restrictions on the setting of max_pkt

	Receive EP	Transmit EP
Common bus access (PVCI-IF)	An odd or even number can be set	An odd or even number can be set
EP direct access (EP-I/F)	An odd or even number can be set	Only an even number can be set.

Based on the above, the following pages describe how to set an odd number of bytes as MPS for each bus access method.

(1) Receive EP and common bus access

Either an odd or even number of bytes can be set in <max_pkt>. The access method is the same for both cases.

(2) Transmit EP and common bus access

Either an odd or even number of bytes can be set in <max_pkt>.

However, the following points must be observed in making common bus accesses for writing the maximum number of bytes with max_pkt = odd number.

The following shows an example in which <max_pkt> = 5 and the maximum number of bytes (5 bytes) are to be written.

- In the last access (5th byte), make sure that udc be = 01.
- Because it is access of MPS, Do not issue the EP EOP command in the UDFS2CMD.




Figure 17-31 MPS write access with max pkt = odd number (common bus access)

(3) Receive EP and EP direct access

Either an odd or even number can be set in <max_pkt>. The access method is the same for both cases.

(4) Transmit EP and EP direst access

Only an even number of bytes can be set in <max_pkt>. To use an odd number of bytes as MPS for a transmit EP, the following settings are required.

- When MPS is 1023
 - Set <max pkt> is 1024.
 - The maximum number of bytes that can be written to the EP is 1023 bytes. (It is not allowed to write the 1024th byte.)
 - "wMaxPacketSize" of the EP descriptor to be managed by firmware should be set to 1023. (This is the value to be sent to the USB host by the Get Descriptor request.)

The following shows an example in which max_pkt = 1024 and the maximum number of bytes (1023 bytes) are to be written.

- In the last access (1023rd byte), make sure that $epx_wbe = 01$.




Figure 17-32 MPS (odd number) write access with max_pkt = even number (EP direct access)

17.9.3 Appendix C Isochronous Translator

In Isochronous transfers, the isochronism of data is critical and transfers occur per frame. Therefore, accesses to an EP (FIFO) using Isochronous transfers require a certain level of performance (speed). In UDC2, the access method to each EP can be selected from PVCI-I/F and EP-I/F. The FIFO configuration can be selected from Single mode and Dual mode. However, for an EP using Isochronous transfers, it is recommended to use EP-IF and Dual mode.

17.9.3.1 Accessing an EP using Isochronous transfer

The maximum data payload size is 1023 bytes in FS mode. To transfer 1023 bytes using Dual mode, 2048 bytes of RAM are required. Transfers are performed per frame (1 ms) in FS mode. In FS mode, One transactions can be made in one frame.

(Information such as the payload size and the number of transactions must be set in the relevant UDC2 register. This information must also be managed by software as the EP descriptor information to be sent to the host.)

17.9.3.2 Restrictions on command usage to EP when using Isochronous transfer

Compared to other transfers, Isochronous transfers have certain restrictions on handshake, toggle, the number of transactions in a frame, etc., limiting the types of commands that can be used. As a general rule, commands must not be issued to EPs during Isochronous transfers. While a request is being processed, the EP_Reset or EP_Invalid command may be used as necessary.

(When using PVCI-I/F as the EP access method, use the EP EOP command.)

(About the Appendix)

For descriptions concerning the USB Specification, be sure to check the USB Specification (revision 2.0).



18. USB Host Controller Ver.B (USBH)

The USB Host Controller (USBHC) is compliant with the USB Specification Revision 2.0 and the Open HCI Specification Release 1.0a, and supports USB transfers at 12 Mbps (full-speed). The USBHC is connected to the CPU via bus bridge logic.

The USCHC is subject to some restrictions. For details, See "18.8 Restrictions on Using the USB Host Controller"

18.1 System Overview

The key features of the USBHC are as follows:

- Supports full-speed (12 Mbps) USB devices.
 Low-speed (1.5 Mbps) USB devices are not supported.
- 2. Supports control, bulk, interrupt and isochronous transfers (There are some restrictions. Refer to "18.8 Restrictions on Using the USB Host Controller").
- 3. Contains two 16-byte FIFO buffers (IN and OUT) in the bus bridge logic for connecting with the CPU, allowing up to 16 bytes of burst transfers.
- 4. Supports data transfers between the FIFO buffers in the bus bridge logic and the on-chip SRAM. Accessible SRAM is RAM2(0x2001 0000 to 0x2001 3FFF).

Note: While USBHC accesses to RAM2, if CPU or DMA accesses to RAM2, CPU and DMA have priority. For detail, refer to "18.7.4 Competing access to the RAM2".

18.2 System Configuration TMPM369FDFG/XBG

18.2 System Configuration

The USBHC consists of the following three blocks:

- 1. USBHC core (OHCI)
- 2. USB transceiver
- 3. CPU bus bridge logic




Figure 18-1 USB Host Controller Block Diagram



18.3 Interrupt

The USBHC generates the following interrupts:

- · Scheduling Overrun
- · HcDoneHead Write back
- Start of Frame
- · Resume Detect
- · Unrecoverable Error
- · Frame Number Overflow
- · Root Hub Status Change
- · Ownership Change

When an event that causes an interrupt occurs, the USBHC sets the corresponding bit in the HcInterruptStatus register. At this time, if the MasterInterruptEnable (MIE) bit is enabled and the corresponding bit in the HcInterruptEnable register is enabled, a USB interrupt (INTSUBH) is generated.

The USBHS driver software can clear each bit in the HcInterruptStatus register by writing a 1 to it. (The driver software cannot set these bits, and the USBHC cannot clear these bits.)

Page 665 2022/09/30

18.4 Reset TMPM369FDFG/XBG

18.4 Reset

The USBHC is initialized by a hardware or software reset.

18.4.1 Hardware reset

A hardware reset is generated by an external reset pin or internal reset.

- · All registers are initialized.
- The reset signal is output on the bus by an external pull-down resister. (USB-HDP = USB-HDM = 0)

(The USB transceiver is in the SUSPEND state.)

- The USB state changes to the USBRESET state.
- · List processing and SOF token generation are disabled.
- · The FrameNumber field of the HcFmNumber register is not increased.

18.4.2 Software reset

A software reset is generated when a "1" is written to the HostControllerReset bit in the HcCommandStatus register.

- All OHCI registers are initialized except the following :
 - The RemoteWakeupConnected and InterruptRouting bits in the HcControl register remain the same.
 - The HcBCR0 register is not initialized.
- The USBHC outputs the reset signal on the USB bus (USB-HDP = USB-HDM =0)
- The USB state changes to the USBSUSPEND state.

(The FunctionalState bit in the HcControl register is set to 0x03 to transition to the USBSUS-PEND state.)

18.5 Bus Power Control

The USBHC has a control signal for the external Vbus power IC. This signal is controlled by the USBHPON pin.

To use port as the USBHPON pin, the function register must be set appropriately. Then, setting the LPSC bit of the HcRhStatus register in the OCI register to "1" makes the USBHPON pin output "High" level.

The USBOC pin is used to detect overcurrent conditions. When low level is detected on this pin, the USBHC sets the OCI bit in the HcRhStatus register to "1". (To use port as the USBOC pin, the function register must be set appropriately.)



18.6 Register

The USBHC contains a set of control registers compliant with the Open HCI Specification which are mapped into the memory space. The bus bridge logic for connecting with the CPU also includes control registers.

These registers are directly accessible from the CPU via a 32-bit bus.

Base Address = 0x4000_3000

Register name	Address(Base+)	
Hc Revision Register	HcRevision	0x0000
Hc Control Register	HcControl	0x0004
Hc Command Status Register	HcCommandStatus	0x0008
Hc Interrupt Status Register	HcInterruptStatus	0x000C
Hc Interrupt Enable Register	HcInterruptEnable	0x0010
Hc Interrupt Disable Register	HcInterruptDisable	0x0014
Hc Host Controller Communication Area Register	HcHCCA	0x0018
Hc Period Current Endpoint Descriptor Register	HcPeriodCurrentED	0x001C
Hc Control Head Endpoint Descriptor Register	HcControlHeadED	0x0020
Hc Control Current Endpoint Descriptor Register	HcControlCurrentED	0x0024
Hc Bulk Head Endpoint Descriptor Register	HcBulkHeadED	0x0028
Hc Bulk Current Endpoint Descriptor Register	HcBulkCurrentED	0x002C
Hc Done Head Register	HcDoneHead	0x0030
Hc Frame Interval Register	HcFmInterval	0x0034
Hc Frame Remaining Register	HcFmRemaining	0x0038
Hc Frame Number Register	HcFmNumber	0x003C
Hc Period Start Register	HcPeriodStart	0x0040
Hc Low Speed Threshold Register	HcLSThreshold	0x0044
Hc Root hub Descriptor A Register	HcRhDescriptorA	0x0048
Hc Root hub Descriptor B Register	HcRhDescripterB	0x004C
Hc Root hub Status Register	HcRhStatus	0x0050
Hc Root hub Port Status Register	HcRhPortStatus1	0x0054
Hc BCR0 Resister	HcBCR0	0x0080

Note 1: The Open HCI Specification Release 1.0a specifies the FrameRemaining (FR) and FrameRemainingToggle (FRT) bits in the HcFmRemaining register and the FramNumber (FN) bit in the HcFmNumber register as read-only to the Host Control Driver (HDC). However, the USBHC allows write accesses to these registers by the HCD for debug purposes. If the HCD writes to these registers, undefined results will occur. These bits must not be written by the HCD.

Note 2: The explanation of "18.6.1 HcRevision Register" to "18.6.23 HcBCR0 Register" are references. About the explanation based on OHCI, refer to "Open HCI Specification Release 1.0a" specification.

Page 667 2022/09/30

18.6 Register TMPM369FDFG/XBG

18.6.1 HcRevision Register

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset								
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset								
	7	6	5	4	3	2	1	0
bit symbol	REV							
After reset	0	0	0	1	0	0	0	0

Bit	Bit Symbol	Type (HDC)	Type (HC)	Function
31-8	-	-	-	Reserved
7-0	REV[7:0]	R	R	Filed name:Revision
				This read-only field contains the BCD representation of the version of the HCl specification that is implemented by this HC.
				For example, a value of 0x11 corresponds to version 1.1. All of the HC implementations that are compliant with this specification will have a value of 0x10.



18.6.2 HcControl Register

The HcControl register defines the operating modes for the Host Controller. Most of the fields in this register are modified only by the Host Controller Driver, except HostControllerFunctionalState and RemoteWakeup-Connected.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset								
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	RWE	RWC	IR
After reset						0	0	0
	7	6	5	4	3	2	1	0
bit symbol	НС	FS	BLE	CLE	ΙE	PLE	CBSR	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-11	-	-	-	Reserved
10	RWE	R/W	R	Filed name:Remote Walk-up Enable This bit is used by HCD to enable or disable the remote walk-up feature upon the detection of upstream resume signaling. When this bit is set and the ResumeDetected bit in HcInterruptStatus is set, a remote walk-up is signaled to the host system. Setting this bit has no impact on the generation of hardware interrupt.
9	RWC	R/W	R/W	Filed name:Remote Walk-up Connected This bit indicates whether HC supports remote walk-up signaling. If remote walk-up is supported and used by the system, it is the responsibility of system firmware to set this bit during POST. HC clears the bit upon a hardware reset but does not alter it upon a software reset.
8	IR	R/W	R	Filed name:Interrupt Routing This bit determines the routing of interrupts generated by events registered in HcInterruptStatus. If clear, all interrupts are routed to the normal host bus interrupt mechanism. If set, interrupts are routed to the System Management Interrupt. HCD clears this bit upon a hardware reset, but it does not alter this bit upon a software reset. HCD uses this bit as a tag to indicate the ownership of HC.
7-6	HCFS[1:0]	R/W	R/W	Filed name:Host Controller Functional State For USB 00: USBRESET 01: USBRESUME 10: USBOPERATIONAL 11: USBSUSPEND A transition to USBOPERATIONAL from another state causes SOF generation to begin 1 ms later. HCD may determine whether HC has begun sending SOFs by reading the StartofFrame field of HcInterruptStatus. This field may be changed by HC only when in the USBSUSPEND state. HC may move from the USBSUSPEND state to the USBRESUME state after detecting the resume signaling from a downstream port. HC enters USBSUSPEND after a software reset, whereas it enters USBRESET after a hardware reset. The latter also resets the Root Hub and asserts subsequent reset signaling to downstream ports.
5	BLE	R/W	R	Filed name:Bulk List Enable This bit is set to enable the processing of the Bulk list in the next Frame. If cleared by HCD, processing of the Bulk list does not occur after the next SOF. HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list. If HcBulkCurrentED is pointing to an ED to be removed, HCD must advance the pointer by updating HcBulkCurrentED before re-enabling processing of the list.

Page 669 2022/09/30

Bit	Bit Symbol	Type (HCD)	Type (HC)			Function			
4	CLE	R/W	R	Filed name:Co	ntrol List Enable				
				cessing of the termines to propositing to an I	Control list does not occur a ocess the list. When disable	the Control list in the next Fra ifter the next SOF. HC must of ted, HCD may modify the list. ust advance the pointer by u list.	heck this bit whenever it de- If HcControlCurrentED is		
3	IE	R/W	R	Filed name:Iso	chronous Enable				
				This bit is used by HCD to enable/disable processing of isochronous EDs. While processing the periodic list in a Frame, HC checks the status of this bit when it finds an Isochronous ED (F=1). If set (enabled), HC continues processing the EDs. If cleared (disabled), HC halts processing of the periodic list (which now contains only isochronous EDs) and begins processing the Bulk/Control lists. Setting this bit is guaranteed to take effect in the next Frame (not the current Frame). * This product has some restrictions on isochronous transfers.					
2	PLE	R/W	R	Filed name:Per	Filed name:Periodic List Enable				
					periodic list does not occur	he periodic list in the next Fra after the next SOF. HC mus			
1-0	CBSR[1:0]	R/W	R	Filed name:Co	ntrol Bulk Service Ratio				
				odic lists, HC n trol EDs have I switching to Bu	nust compare the ratio spec been processed, in determi	ontrol and Bulk EDs. Before propertied with its internal count of ning whether to continue ser will be retained when crossing this value.	n how many nonempty Conving another Control ED or		
				<cbsr[1:0]></cbsr[1:0]>	No. of Control EDs over Bulk EDs served				
				00	1:1				
				01	2:1				
				10	3:1				
				11	4 : 1				



18.6.3 HcCommandStatus Register

The HcCommandStatus register is used by the Host Controller to receive commands issued by the Host Controller Driver, as well as reflecting the current status of the Host Controller. To the Host Controller Driver, it appears to be a "write to set" register. The Host Controller must ensure that bits written as "1" are set in the register while bits written as "0" remain unchanged in the register. The Host Controller Driver may issue multiple distinct commands to the Host Controller without concern for corrupting previously issued commands. The Host Controller Driver has normal read access to all bits.

The SchedulingOverrunCount field indicates the number of frames with which the Host Controller has detected the scheduling overrun error. This occurs when the Periodic list does not complete before EOF. When a scheduling overrun error is detected, the Host Controller increments the counter and sets the SchedulingOverrun field in the HcInterruptStatus register.

Page 671 2022/09/30

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset								
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	SOC	
After reset							0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset								
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	OCR	BLF	CLF	HCR
After reset					0	0	0	0

		Туре	Туре	
Bit	Bit Symbol	(HCD)	(HC)	Function
31-18	-	-	-	Reserved
17-16	SOC[1:0]	R	R/W	Filed name:Scheduling Overrun Count
				These bits are incremented on each scheduling overrun error. It is initialized to 00 and wraps around at 11. This will be incremented when a scheduling overrun is detected even if SchedulingOverrun in HcInterruptStatus has already been set. This is used by HCD to monitor any persistent scheduling problems.
15-4	-	-	-	Reserved
3	OCR	R/W	R/W	Filed name:Ownership Change Request
				This bit is set by an OS HCD to request a change of control of the HC. When set HC will set the OwnershipChange field in HcInterruptStatus. After the changeover, this bit is cleared and remains so until the next request from OS HCD.
2	BLF	R/W	R/W	Filed name:Bulk List Filled
				This bit is used to indicate whether there are any TDs on the Bulk list. It is set by HCD whenever it adds a TD to an ED in the Bulk list.
				When HC begins to process the head of the Bulk list, it checks BF. As long as BulkListFilled is 0, HC will not start processing the Bulk list. If BulkListFilled is 1, HC will start processing the Bulk list and will set BF to 0. If HC finds a TD on the list, then HC will set BulkListFilled to 1 causing the Bulk list processing to continue. If no TD is found on the Bulk list, and if HCD does not set BulkListFilled, then BulkListFilled will still be 0 when HC completes processing the Bulk list and Bulk list processing will stop.
1	CLF	R/W	R/W	Filed name:Control List Filled
				This bit is used to indicate whether there are any TDs on the Control list. It is set by HCD whenever it adds a TD to an ED in the Control list.
				When HC begins to process the head of the Control list, it checks CLF. As long as ControlListFilled is 0, HC will not start processing the Control list. If CF is 1, HC will start processing the Control list and will set ControlListFilled to 0. If HC finds a TD on the list, then HC will set ControlListFilled to 1 causing the Control list processing to continue. If no TD is found on the Control list, and if the HCD does not set ControlListFilled, then ControlListFilled will still be 0 when HC completes processing the Control list and Control list processing will stop.
0	HCR	R/W	R/W	Filed name:Host Controller Reset
				This bit is set by HCD to initiate a software reset of HC. Regardless of the functional state of HC, it moves to the USBSUSPEND state in which most of the operational registers are reset except those stated otherwise; e.g., the InterruptRouting field of HcControl, and no Host bus accesses are allowed. This bit is cleared by HC upon the completion of the reset operation. The reset operation must be completed within 10 s. This bit, when set, should not cause a reset to the Root Hub and no subsequent reset signaling should be asserted to its downstream ports.



18.6.4 HcInterruptStatus Register

This register provides status on various events that cause hardware interrupts. When an event occurs, the Host Controller sets the corresponding bit in this register. When the bit is set, a hardware interrupt is generated if the interrupt is enabled in the HcInterruptEnable register and the MasterInterruptEnable bit is set. The Host Controller Driver may clear specific bits in this register by writing "1" to bit positions to be cleared. The Host Controller Driver may not set any of these bits. The Host Controller will never clear the bit.

	31	30	29	28	27	26	25	24
bit symbol	-	ОС	-	-	-	-	-	-
After reset		0						
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset								
	7	6	5	4	3	2	1	0
bit symbol	-	RHSC	FNO	UE	RD	SF	WDH	SO
After reset		0	0	0	0	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31	-	-	-	Reserved
30	ос	R/W	R/W	Filed name:Ownership Change
				This bit is set by HC when HCD sets the OwnershipChangeRequest field in HcCommandStatus. This event, when unmasked, will always generate an System Management Interrupt (SMI) immediately.
				This bit is tied to 0 when the SMI pin is not implemented.
29-7		_	-	Reserved
6	RHSC	R/W	R/W	Filed name:Root Hub Status Change
				This bit is set when the content of HcRhStatus or the content of any of HcRhPortStatus[Numberof-DownstreamPort] has changed.
5	FNO	R/W	R/W	Filed name:Frame Number Overflow
				This bit is set when the MSB of HcFmNumber (bit 15) changes value, from 0 to 1 or from 1 to 0, and after HccaFrameNumber has been updated.
4	UE	R/W	R/W	Filed name:Unrecoverable Error
				This bit is set when HC detects a system error not related to USB. HC should not proceed with any processing nor signaling before the system error has been corrected. HCD clears this bit after HC has been reset.
3	RD	R/W	R/W	Filed name:Resume Detected
				This bit is set when HC detects that a device on the USB is asserting resume signaling. It is the transition from no resume signaling to resume signaling causing this bit to be set. This bit is not set when HCD sets the USBRESUME state.
2	SF	R/W	R/W	Filed name:Startof Frame
				This bit is set by HC at each start of a frame and after the update of HccaFrameNumber. HC also generates a SOF token at the same time
1	WDH	R/W	R/W	Filed name:Writeback Done Head
				This bit is set immediately after HC has written HcDoneHead to HccaDoneHead. Further updates of the HccaDoneHead will not occur until this bit has been cleared. HCD should only clear this bit after it has saved the content of HccaDoneHead.
0	so	R/W	R/W	Filed name:Scheduling Overrun
				This bit is set when the USB schedule for the current Frame overruns and after the update of Hcca-FrameNumber. A scheduling overrun will also cause the SchedulingOverrunCount of HcCommand-Status to be incremented.

Page 673 2022/09/30

18.6.5 HcInterruptEnable Register

Each enable bit in the HcInterruptEnable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptEnable register is used to control which events generate a hardware interrupt. When a bit is set in the HcInterruptStatus register and the corresponding bit in the HcInterruptEnable register is set and the MasterInterruptEnable bit is set, then a hardware interrupt is requested on the host bus.

Writing a "1" to a bit in this register sets the corresponding bit, whereas writing a "0" to a bit in this register leaves the corresponding bit unchanged. On read, the current value of this register is returned.

	31	30	29	28	27	26	25	24
bit symbol	MIE	ОС	-	-	-	-	-	-
After reset	0	0						
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset								
	7	6	5	4	3	2	1	0
bit symbol	-	RHSC	FNO	UE	RD	SF	WDH	SO
After reset		0	0	0	0	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31	MIE	R/W	R	Filed name:Master Interrupt Enable A '0' written to this field is ignored by HC. A '1' written to this field enables interrupt generation due to events specified in the other bits of this register. This is used by HCD as a Master Interrupt Enable.
30	ос	R/W	R	Filed name:Ownership Change 0: Ignore 1: Enable interrupt generation due to Ownership Change.
29-7	-	-	-	Reserved
6	RHSC	R/W	R	Filed name:Root Hub Status Change 0: Ignore 1:Enable interrupt generation due to Root Hub Status Change.
5	FNO	R/W	R	Filed name:Frame Number Overflow 0: Ignore 1: Enable interrupt generation due to Frame Number Overflow.
4	UE	R/W	R	Filed name:Unrecoverable Error 0: Ignore 1: Enable interrupt generation due to Unrecoverable Error.
3	RD	R/W	R	Filed name:Resume Detected 0: Ignore 1: Enable interrupt generation due to Resume Detected.
2	SF	R/W	R	Filed name:Startof Frame 0: Ignore 1: Enable interrupt generation due to Start of Frame.
1	WDH	R/W	R	Filed name:Writeback Done Head 0: Ignore 1: Enable interrupt generation due to HcDoneHeadWriteback.
0	so	R/W	R	Filed name:Scheduling Overrun 0: Ignore 1: Enable interrupt generation due to Scheduling Overrun.



18.6.6 HcInterruptDisable Register

Each disable bit in the HcInterruptDisable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptDisable register is coupled with the HcInterruptEnable register. Thus, writing a "1" to a bit in this register clears the corresponding bit in the HcInterruptEnable register, whereas writing a "0" to a bit in this register leaves the corresponding bit in the HcInterruptEnable register unchanged. On read, the current value of the HcInterruptEnable register is returned.

	31	30	29	28	27	26	25	24
bit symbol	MIE	ОС	-	-	-	-	-	-
After reset	0	0						
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset								
	7	6	5	4	3	2	1	0
bit symbol	-	RHSC	FNO	UE	RD	SF	WDH	SO
After reset		0	0	0	0	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31	MIE	R/W	R	Filed name:Master Interrupt Enable A '0' written to this field is ignored by HC. A '1' written to this field disables interrupt generation due to events specified in the other bits of this register. This field is set after a hardware or software reset.
30	ос	R/W	R	Filed name:Ownership Change 0: Ignore 1: Disable interrupt generation due to Ownership Change.
29-7	-	-	-	Reserved
6	RHSC	R/W	R	Filed name:Root Hub Status Change 0: Ignore 1: Disable interrupt generation due to Root Hub Status Change.
5	FNO	R/W	R	Filed name:Frame Number Overflow 0: Ignore 1: Disable interrupt generation due to Frame Number Overflow.
4	UE	R/W	R	Filed name:Unrecoverable Error 0: Ignore 1: Disable interrupt generation due to Unrecoverable Error.
3	RD	R/W	R	Filed name:Resume Detected 0: Ignore 1: Disable interrupt generation due to Resume Detected.
2	SF	R/W	R	Filed name:Startof Frame 0: Ignore 1: Disable interrupt generation due to Start of Frame.
1	WDH	R/W	R	Filed name:Writeback Done Head 0: Ignore 1: Disable interrupt generation due to HcDoneHeadWriteback.
0	so	R/W	R	Filed name:Scheduling Overrun 0: Ignore 1: Disable interrupt generation due to SchedulingOverrun.

Page 675 2022/09/30

18.6.7 HcHCCA Register

The HcHCCA register contains the physical address of the Host Controller Communication Area. The Host Controller Driver determines the alignment restrictions by writing all 1s to HcHCCA and reading the content of HcHCCA. The alignment is evaluated by examining the number of zeroes in the lower order bits. The minimum alignment is 256 bytes; therefore, bits 0 through 7 must always return "0" when read. This area is used to hold the control structures and the Interrupt table that are accessed by both the Host Controller and the Host Controller Driver.

	31	30	29	28	27	26	25	24			
bit symbol				НС	CA	_	_				
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol		HCCA									
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				НС	CA						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol	-	-	-	-	-	-	-	-			
After reset											

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-8	HCCA[23:0]	R/W	R	Filed name:Host Controller Communication Area This is the base address of the Host Controller Communication Area.
7-0	_	-	-	Reserved



18.6.8 HcPeriodCurrentED Register

The HcPeriodCurrentED register contains the physical address of the current Isochronous or Interrupt Endpoint Descriptor.

	31	30	29	28	27	26	25	24				
bit symbol		PCED										
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol		PCED										
After reset	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8				
bit symbol				PC	ED							
After reset	0	0	0	0	0	0	0	0				
	7	6	5	4	3	2	1	0				
bit symbol		PC	ED		-	-	-	-				
After reset	0	0	0	0								

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-4	PCED[27:0]	R	R/W	Filed name:Period Current ED This is used by HC to point to the head of one of the Periodic lists which will be processed in the current Frame. The content of this register is updated by HC after a periodic ED has been processed.
3-0	-	-	-	Reserved

18.6.9 HcControlHeadED Register

The HcControlHeadED register contains the physical address of the first Endpoint Descriptor of the Control list.

	31	30	29	28	27	26	25	24				
bit symbol		CHED										
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol		CHED										
After reset	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8				
bit symbol				CH	IED							
After reset	0	0	0	0	0	0	0	0				
	7	6	5	4	3	2	1	0				
bit symbol		СН	ED		-	-	-	-				
After reset	0	0	0	0								

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-4	CHED[27:0]	R/W	R	Filed name:Control Head ED HC traverses the Control list starting with the HcControlHeadED pointer. The content is loaded from HCCA during the initialization of HC.
3-0	_	_	-	Reserved



18.6.10 HcControlCurrentED Register

The HcControlCurrentED register contains the physical address of the current Endpoint Descriptor of the Control list.

	31	30	29	28	27	26	25	24				
bit symbol		CCED										
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol		CCED										
After reset	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8				
bit symbol				CC	ED							
After reset	0	0	0	0	0	0	0	0				
	7	6	5	4	3	2	1	0				
bit symbol		CC	ED		-	-	-	-				
After reset	0	0	0	0								

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-4	CCED[27:0]	R/W	R/W	Filed name:Control Current ED This pointer is advanced to the next ED after serving the present one. HC will continue processing the list from where it left off in the last Frame. When it reaches the end of the Control list, HC checks the ControlListFilled field of HcCommandStatus. If set, HC copies the content of HcControl-HeadED to HcControlCurrentED and clears the bit. If not set, HC does nothing. HCD is allowed to modify this register only when the ControlListEnable field of HcControl is cleared. When set, HCD only reads the instantaneous value of this register. Initially, this is set to zero to indicate the end of the Control list.
3-0	_	-	-	Reserved

Page 679 2022/09/30

18.6.11 HcBulkHeadED Register

The HcBulkHeadED register contains the physical address of the first Endpoint Descriptor of the Bulk list.

	31	30	29	28	27	26	25	24				
bit symbol		BHED										
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol		BHED										
After reset	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8				
bit symbol				BH	ED							
After reset	0	0	0	0	0	0	0	0				
	7	6	5	4	3	2	1	0				
bit symbol		ВН	IED		-	-	-	-				
After reset	0	0	0	0								

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-4	BHED[27:0]	R/W	R	Filed name:Bulk Head ED HC traverses the Bulk list starting with the HcBulkHeadED pointer. The content is loaded from HCCA during the initialization of HC.
3-0	-	-	-	Reserved



18.6.12 HcBulkCurrentED Register

The HcBulkCurrentED register contains the physical address of the current endpoint of the Bulk list. As the Bulk list will be served in a round-robin fashion, the endpoints will be ordered according to their insertion to the list.

	31	30	29	28	27	26	25	24				
bit symbol		BCED										
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol		BCED										
After reset	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8				
bit symbol				ВС	ED							
After reset	0	0	0	0	0	0	0	0				
	7	6	5	4	3	2	1	0				
bit symbol		ВС	ED		-	-	-	-				
After reset	0	0	0	0								

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-4	BCED[27:0]	R/W	R/W	Filed name:Bulk Current ED This is advanced to the next ED after the HC has served the present one. HC continues processing the list from where it left off in the last Frame. When it reaches the end of the Bulk list, HC checks the ControlListFilled field of HcControl. If set, HC copies the content of HcBulkHeadED to HcBulkCurrentED and clears the bit. If it is not set, HC does nothing. HCD is only allowed to modify this register when the BulkListEnable of HcControl is cleared. When set, the HCD only reads the instantaneous value of this register. This is initially set to zero to indicate the end of the Bulk list.
3-0	-	-	-	Reserved

Page 681 2022/09/30

18.6.13 HcDoneHead Register

The HcDoneHead register contains the physical address of the last completed Transfer Descriptor that was added to the Done queue. In normal operation, the Host Controller Driver should not need to read this register as its content is periodically written to the HCCA.

	31	30	29	28	27	26	25	24				
bit symbol	DH											
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol		DH										
After reset	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8				
bit symbol				D	Н							
After reset	0	0	0	0	0	0	0	0				
	7	6	5	4	3	2	1	0				
bit symbol		D	Н		-	-	-	-				
After reset	0	0	0	0								

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-4	DH[27:0]	R	R/W	Filed name:Done Head
				When a TD is completed, HC writes the content of HcDoneHead to the NextTD field of the TD. HC then overwrites the content of HcDoneHead with the address of this TD.
				This is set to zero whenever HC writes the content of this register to HCCA. It also sets the Write-backDoneHead of HcInterruptStatus.
3-0	-	-	-	Reserved



18.6.14 HcFmInterval Register

The HcFmInterval register contains a 14-bit value which indicates the bit time interval in a Frame, (i.e., between two consecutive SOFs), and a 15-bit value indicating the Full Speed maximum packet size that the Host Controller may transmit or receive without causing scheduling overrun. The Host Controller Driver may carry out minor adjustment on the FrameInterval by writing a new value over the present one at each SOF. This provides the programmability necessary for the Host Controller to synchronize with an external clocking resource and to adjust any unknown local clock offset.

	31	30	29	28	27	26	25	24
bit symbol	FIT				FSMPS			
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				FSI	MPS			
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-			F	1		
After reset	0	0	1	0	1	1	1	0
	7	6	5	4	3	2	1	0
bit symbol				F	=1			
After reset	1	1	0	1	1	1	1	1

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31	FIT	R/W	R	Filed name:Frame Interval Toggle HCD toggles this bit whenever it loads a new value to FrameInterval.
30-16	FSMPS[14:0]	R/W	R	Filed name:FS Largest data Packet This field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame. The counter value represents the largest amount of data in bits which can be sent or received by the HC in a single transaction at any given time without causing scheduling overrun. The field value is calculated by the HCD.
15-14	-	-	-	Reserved
13-0	FI[13:0]	R/W	R	Filed name:Frame Interval This specifies the interval between two consecutive SOFs in bit times. The nominal value is set to be 11,999. HCD should store the current value of this field before resetting HC. By setting the HostController-Reset field of HcCommandStatus as this will cause the HC to reset this field to its nominal value. HCD may choose to restore the stored value upon the completion of the Reset sequence.

Page 683 2022/09/30

18.6.15 HcFmRemaining Register

The HcFmRemaining register is a 14-bit down counter showing the bit time remaining in the current Frame.

	31	30	29	28	27	26	25	24
bit symbol	FRT	-	-	-	-	-	-	-
After reset	0							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	-	-			F	R		
After reset			0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				F	R			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31	FRT	R	R/W	Filed name:Frame Remaining Toggle This bit is loaded from the FrameIntervalToggle field of HcFmInterval whenever FrameRemaining reaches 0. This bit is used by HCD for the synchronization between FrameInterval and FrameRemaining.
30-14	-	-	-	Reserved
13-0	FR[13:0]	R	R/W	Filed name:Frame Remaining This counter is decremented at each bit time. When it reaches zero, it is reset by loading the FrameInterval value specified in HcFmInterval at the next bit time boundary. When entering the USBO-PERATIONAL state, HC re-loads the content with the FrameInterval of HcFmInterval and uses the updated value from the next SOF.



18.6.16 HcFmNumber Register

The HcFmNumber register is a 16-bit counter. It provides a timing reference among events happening in the Host Controller and the Host Controller Driver. The Host Controller Driver may use the 16-bit value specified in this register and generate a 32-bit frame number without requiring frequent access to the register.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset								
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol				F	N			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				F	N			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-16	-	-	-	Reserved
15-0	FN[15:0]	R	R/W	Filed name:Frame Number This is increased when HcFmRemaining is re-loaded. It will be rolled over to 0x0000 after 0xffff. When entering the USBOPERATIONAL state, this will be increased automatically. The content will be written to HCCA after HC has increased the FrameNumber at each frame boundary and sent a SOF but before HC reads the first ED in that Frame. After writing to HCCA, HC will set the StartofFrame in HcInterruptStatus.

Page 685 2022/09/30

18.6.17 HcPeriodicStart Register

The HcPeriodicStart register has a 14-bit programmable value which determines the earliest time when HC should start processing the periodic list

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset								
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	-	-			Р	S		
After reset			0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				Р	S			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-14	-	-	-	Reserved
13-0	PS[13:0]	R/W	R	Filed name:Periodic Start After a hardware reset, this field is cleared. This is then set by HCD during the HC initialization. The value is calculated roughly as 10% off from HcFmInterval. A typical value will be 3E67h. When HcFmRemaining reaches to the value specified, processing of the periodic lists will have priority over Control/Bulk processing. HC will therefore start processing the Interrupt list after completing the current Control or Bulk transaction that is in progress.



18.6.18 HcLSThreshold Register

The HcLSThreshold register contains an 12-bit value used by the Host Controller to determine whether to commit to the transfer of a maximum of 8-byte LS packet before EOF. Neither the Host Controller nor the Host Controller Driver are allowed to change this value.

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset								
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-		LS	ST .	
After reset					0	1	1	0
	7	6	5	4	3	2	1	0
bit symbol				LS	ST .			
After reset	0	0	1	0	1	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-12	-	-	-	Reserved
11-0	LST[11:0]	R/W	R	Filed name:LS Threshold This field contains a value which is compared to the FrameRemaining field prior to initiating a Low Speed transaction. The transaction is started only if FrameRemaining this field. The value is calculated by HCD with the consideration of transmission and setup overhead.

Page 687 2022/09/30

18.6.19 HcRhDescriptorA Register

The HcRhDescriptorA register is one of two registers describing the characteristics of the Root Hub. Reset values are implementation-specific. The descriptor length, descriptor type, and hub controller current fields of the hub Class Descriptor are emulated by the HCD. All other fields are located in the HcRhDescriptorA and HcRhDescriptorB registers.

	31	30	29	28	27	26	25	24
bit symbol				POT	PGT			
After reset	0	0	0	0	0	0	1	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset								
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 NOCP	11 OCPM	10 DT	9 NPS	8 PSM
bit symbol After reset								
				NOCP	ОСРМ	DT	NPS	PSM
		-	-	NOCP 0 4	OCPM 0	DT 0	NPS	PSM 0



Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-24	POTPGT[7:0]	R/W	R	Filed name:Power On To Power Good Time
				This byte specifies the duration HCD has to wait before accessing a powered-on port of the Root Hub. It is implementation-specific. The unit of time is 2 ms. The duration is calculated as POTPGT×2 ms.
23-13	-	-	-	Reserved
12	NOCP	R/W	R	Filed name:No Over Current Protection
				This bit describes how the overcurrent status for the Root Hub ports are reported. When this bit is cleared, the OverCurrentProtectionMode field specifies global or per-port reporting.
				0: Over-current status is reported collectively for all downstream ports.
				1: No overcurrent protection supported.
11	ОСРМ	R/W	R	Filed name:Over Current Protection Mode
				This bit describes how the overcurrent status for the Root Hub ports are reported. At reset, this fields should reflect the same mode as PowerSwitchingMode. This field is valid only if the NoOver-CurrentProtection field is cleared.
				Over-current status is reported collectively for all downstream ports.
				1: Over-current status is reported on a per-port basis.
10	DT	R	R	Device Type
				This bit specifies that the Root Hub is not a compound device. The Root Hub is not permitted to be a compound device. This field should always read/write 0.
9	NPS	R/W	R	Filed name:No Power Switching
				These bits are used to specify whether power switching is supported or ports are always powered. It is implementation- specific. When this bit is cleared, the PowerSwitchingMode specifies global or per-port switching.
				0: Ports are power switched.
				Ports are always powered on when the HC is powered on.
8	PSM	R/W	R	Filed name:Power Switching Mode
				This bit is used to specify how the power switching of the Root Hub ports is controlled. It is implementation-specific. This field is only valid if the NoPowerSwitching field is cleared.
				0: All ports are powered at the same time.
				Each port is powered individually. This mode allows port power to be controlled by either the global switch or per-port switching. If the PortPowerControlMask bit is set, the port responds only to port power commands (Set/ClearPortPower). If the port mask is cleared, then the port is controlled only by the global power switch (Set/ClearGlobalPower).
7-0	NDP[7:0]	R	R	Filed name:Number Downstream Ports
				These bits specify the number of downstream ports supported by the Root Hub. It is implementation-specific. This module has one port, so "0x01" is read.

Page 689 2022/09/30

18.6.20 HcRhDescriptorB Register

The HcRhDescriptorB register is one of two registers describing the characteristics of the Root Hub. These fields are written during initialization to correspond with the system implementation. Reset values are implementation-specific.

	31	30	29	28	27	26	25	24			
bit symbol		PPCM									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol		PPCM									
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				С	R						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol				С	ıR						
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function	
31-16	PPCM[15:0]	R/W	R	Filed name:Port Power Control Mask	
				Each bit indicates if a port is affected by a global power control command when PowerSwitching-Mode is set. When set, the port's power state is only affected by per-port power control (Set/Clear-PortPower). When cleared, the port is controlled by the global power switch (Set/ClearGlobalPower). If the device is configured to global switching mode (PowerSwitchingMode=0), this field is not valid.	
				bit0: Reserved	
				bit1: Ganged-power mask on Port#1	
				bit2: Ganged-power mask on Port#2 (Note)	
				bit15: Ganged-power mask on Port#15	
15-0	DR[15:0]	R/W	R	Filed name:Device Removable	
				Each bit is dedicated to a port of the Root Hub. When this bit is "0", the attached device is removable. When this bit is "1", the attached device is not removable.	
				bit0: Reserved	
				bit1: Device attached to Port#1	
				bit2: Device attached to Port#2 (Note)	
				bit15: Device attached to Port#15	

Note: Since this host controller does not have Port#2 to Port#15, write "0" to the corresponding bit.



18.6.21 HcRhStatus Register

The HcRhStatus register is divided into two parts. The lower word of a Dword represents the Hub Status field and the upper word represents the Hub Status Change field. Reserved bits should always be written "0".

	31	30	29	28	27	26	25	24
bit symbol	CRWE	-	-	-	-	-	-	-
After reset	Undefined							
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	OCIC	LPSC
After reset							0	0
	15	14	13	12	11	10	9	8
bit symbol	DRWE	-	-	-	-	-	-	-
After reset	0							
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	OCI	LPS
After reset							0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31	CRWE	W	R	Filed name:Clear Remote Wakeup Enable
				Writing a "1" clears DeviceRemoveWakeupEnable. Writing a "0" has no effect.
30-18	_	-	-	Reserved
17	OCIC	R/W	R/W	Filed name:Over Current Indicator Change
				This bit is set by hardware when a change has occurred to the OCI field of this register. The HCD clears this bit by writing a "1". Writing a "0" has no effect.
16	LPSC	R/W	R	Filed name:Local Power Status Change
				(read)LocalPowerStatusChange
				The Root Hub does not support the local power status feature; thus, this bit is always read as "0".
				(write)SetGlobalPower
				In global power mode (PowerSwitchingMode="0"), This bit is written to "1" to turn on power to all ports (set PortPowerStatus). In per-port power mode, it sets PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a "0" has no effect.
15	DRWE	R/W	R	Filed name:Device Remote Walk-up Enable
				(read)DeviceRemoteWakeupEnable
				This bit enables a ConnectStatusChange bit as a resume event, causing a USBSUSPEND to USBRESUME state transition and setting the ResumeDetected interrupt.
				0: ConnectStatusChange is not a remote wakeup event.
				1: ConnectStatusChange is a remote wakeup event.
				(write)
				Writing a "1" sets DeviceRemoveWakeupEnable. Writing a "0" has no effect.
				(Refer to "18.8 Restrictions on Using the USB Host Controller")
14-2	-	-	-	Reserved
1	OCI	R	R/W	Filed name:Over Current Indicator
				This bit reports overcurrent conditions when the global reporting is implemented. When set, an overcurrent condition exists. When cleared, all power operations are normal. If per-port overcurrent protection is implemented, this bit is always "0".
0	LPS	R/W	R	Filed name:Local Power Status
				(read)LocalPowerStatus
				The Root Hub does not support the local power status feature; thus, this bit is always read as "0".
				(write)ClearGlobalPower
				In global power mode (PowerSwitchingMode=0), this bit is written to "1" to turn off power to all ports (clear PortPowerStatus). In per-port power mode, it clears PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a "0" has no effect.

Page 691 2022/09/30

18.6.22 HcRhPortStatus1 Register

The HcRhPortStatus1 register is used to control and report port events on a per-port basis. NumberDown-streamPorts represents the number of HcRhPortStatus registers that are implemented in hardware. The lower word is used to reflect the port status, whereas the upper word reflects the status change bits. Some status bits are implemented with special write behavior (see below). If a transaction (token through handshake) is in progress when a write to change port status occurs, the resulting port status change must be postponed until the transaction is complete. Reserved bits should always be written "0".

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset								
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	PRSC	OCIC	PSSC	PESC	CSC
After reset				0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	LSDA	PPS
After reset							Undefined	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	PRS	POCI	PSS	PES	ccs
After reset				0	0	0	0	0

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
31-21	-	-	-	Reserved
20	PRSC	R/W	R/W	Filed name:Port Reset Status Change This bit is set at the end of the 10 ms port reset signal. The HCD writes a "1" to clear this bit. Writing a "0" has no effect. 0: port reset is not complete. 1: port reset is complete.
19	OCIC	R/W	R/W	Filed name:Port Over Current Indicator Change This bit is valid only if overcurrent conditions are reported on a per-port basis. This bit is set when Root Hub changes the PortOverCurrentIndicator bit. The HCD writes a "1" to clear this bit. Writing a "0" has no effect. 0: No change in PortOverCurrentIndicator 1: PortOverCurrentIndicator has changed.
18	PSSC	R/W	R/W	Filed name:Port Suspend Status Change This bit is set when the full resume sequence has been completed. This sequence includes the 20 s resume pulse, LS EOP, and 3 ms resynchronization delay. The HCD writes a "1" to clear this bit. Writing a "0" has no effect. This bit is also cleared when ResetStatusChange is set. 0: Resume is not complete. 1: Resume is complete.
17	PESC	R/W	R/W	Filed name:Port Enable Status Change This bit is set when hardware events cause the PortEnableStatus bit to be cleared. Changes from HCD writing do not set this bit. The HCD writes a "1" to clear this bit. Writing a "0" has no effect. 0: No change in PortEnableStatus. 1: Change in PortEnableStatus.
16	CSC	R/W	R/W	Filed name:Connect Status Change This bit is set whenever a connect or disconnect event occurs. The HCD writes a "1" to clear this bit. Writing a "0" has no effect. If CurrentConnectStatus is cleared when a SetPortReset, SetPortEnable, or SetPortSuspend write occurs, this bit is set to force the driver to re-evaluate the connection status since these writes should not occur if the port is disconnected. 0: No change in CurrentConnectStatus. 1: Change in CurrentConnectStatus (Note) If the DeviceRemovable[NDP] bit is set, this bit informs to set only a Root Hub reset while the device is is attached to the system.
15-10	-	-	_	Reserved



		_	_	
Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
9	LSDA	R/W	R/W	(read)Low Speed Device Attached
				This bit indicates the speed of the device attached to this port. When set, a Low Speed device is attached to this port. When clear, a Full Speed device is attached to this port. This field is valid only when the CurrentConnectStatus is set.
				0: Full speed device attached.
				1: Low speed device attached.
				(write)Clear Port Power
				The HCD clears the PortPowerStatus bit by writing a "1" to this bit. Writing a "0" has no effect.
8	PPS	R/W	R/W	(read)Port Power Status
				This bit reflects the port's power status, regardless of the type of power switching implemented. This bit is cleared if an overcurrent condition is detected. HCD sets this bit by writing SetPortPower or SetGlobalPower. HCD clears this bit by writing ClearPortPower or ClearGlobalPower. Which power control switches are enabled is determined by PowerSwitchingMode and PortPortControl-Mask[NDP]. In global switching mode (PowerSwitchingMode="0"), only Set/ClearGlobalPower controls this bit. In per-port power switching (PowerSwitchingMode="1"), if the PortPowerControlMask [NDP] bit for the port is set, only Set/ClearPortPower commands are enabled. If the mask is not set, only Set/ClearGlobalPower commands are enabled. When port power is disabled, CurrentConnectStatus, PortEnableStatus, PortSuspendStatus, and PortResetStatus should be reset.
				0: Port power off
				1: Port power on
				(write)Set Port Power The HCD writes a '1' to set the PortPowerStatus bit. Writing a '0' has no effect.
				(Note)
				This bit is always reads "1" if power switching is not supported.
7-5	-	-	-	Reserved
4	PRS	R/W	R/W	(read)Port Reset Status
				When this bit is set by a write to SetPortReset, port reset signaling is asserted. When reset is completed, this bit is cleared when PortResetStatusChange is set. This bit cannot be set if CurrentConnectStatus is cleared.
				0: Port reset signal is not active
				1: Port reset signal is active
				(write)Set Port Reset
				The HCD sets the port reset signaling by writing a "1" to this bit. Writing a "0" has no effect. If CurrentConnectStatus is cleared, this write does not set PortResetStatus, but instead sets ConnectStatusChange. This informs the driver that it attempted to reset a disconnected port.
3	POCI	R/W	R/W	(read)Port Over Current Indicator
				This bit is only valid when the Root Hub is configured in such a way that overcurrent conditions are reported on a per-port basis. If per-port overcurrent reporting is not supported, this bit is set to "0". If cleared, all power operations are normal for this port. If set, an overcurrent condition exists on this port. This bit always reflects the overcurrent input signal
				0: No overcurrent condition
				1: Overcurrent condition detected
				(write)ClearSuspendStatus
				The HCD writes a "1" to initiate a resume. Writing a "0" has no effect. A resume is initiated only if PortSuspendStatus is set.
2	PSS	R/W	R/W	(read)Port Suspend Status
				This bit indicates the port is suspended or in the resume sequence. It is set by a SetSuspend-State write and cleared when PortSuspendStatusChange is set at the end of the resume interval. This bit cannot be set if CurrentConnectStatus is cleared. This bit is also cleared when PortReset-StatusChange is set at the end of the port reset or when the HC is placed in the USBRESUME state. If an upstream resume is in progress, it should propagate to the HC.
				0: Port is not suspended.
				1: Port is suspended.
				(write)Set Port Suspend
				The HCD sets the PortSuspendStatus bit by writing a "1" to this bit. Writing a "0" has no effect. If CurrentConnectStatus is cleared, this write does not set PortSuspendStatus; instead it sets ConnectStatusChange. This informs the driver that it attempted to suspend a disconnected port.

Page 693 2022/09/30

Bit	Bit Symbol	Type (HCD)	Type (HC)	Function
1	PES	R/W	R/W	(read)Port Enable Status
				This bit indicates whether the port is enabled or disabled. The Root Hub may clear this bit when an overcurrent condition, disconnect event, switched-off power, or operational bus error such as babble is detected. This change also causes PortEnabledStatusChange to be set. HCD sets this bit by writing SetPortEnable and clears it by writing ClearPortEnable. This bit cannot be set when CurrentConnectStatus is cleared. This bit is also set, if not already, at the completion of a port reset when ResetStatusChange is set or port suspend when SuspendStatusChange is set.
				0: Port is disabled.
				1: Port is enabled.
				(write)Set Port Enable
				The HCD sets PortEnableStatus by writing a "1". Writing a "0" has no effect. If CurrentConnectStatus is cleared, this write does not set PortEnableStatus, but instead sets ConnectStatusChange. This informs the driver that it attempted to enable a disconnected port.
0	ccs	R/W	R/W	(read)Current Connect Status
				This bit reflects the current state of the downstream port.
				0: No device connected
				1: Device connected
				(write)Clear Port Enable
				The HCD writes a "1" to this bit to clear the PortEnableStatus bit. Writing a "0" has no effect. The CurrentConnectStatus is not affected by any write.
				(Note)
				This bit is always read as '1' when the attached device is nonremovable (DeviceRemoveable[NDP]).



18.6.23 HcBCR0 Register

The HcBCR0 register controls over current input of enable or disable to the USBHC and the SUSPEND state of the USB transceiver.

The USBHC is not active in Low Power Consumption Modes. Therefore, before entering Low Power Consumption Modes, place the USBHC and the USB transceiver in the SUSPEND state.

	31	30	29	28	27	26	25	24
bit symbol	-	TRNS_SUSP	OVCE	-	-	-	-	-
After reset	0	1	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	-	R	Reserved
30	TRNS_SUSP	R/W	Filed name:Transceiver Suspend This bit controls the SUSPEND state of the USB transceiver. To enter SLOW mode or Low power Consumption Modes with the USB transceiver in the SUSPEND state, set this bit to "1". 0: - (Controlled by the USB Host Controller) 1: Suspend
29	OVCE	R/W	Filed name:USB Host Over Current input Enable 0: Enable 1: Disable
28-0	-	R	Reserved

Page 695 2022/09/30

18.7 Notes on Using the USB Host Controller

18.7.1 Oscillator Recommendation

To generate a clock for the USBHC, we recommend using a 12MHz crystal oscillator with an accuracy of ± 50 ppm or less to comply with the USB specification.

Note that a USB clock generated by the on-chip PLL may not satisfy the requirements of the USB specification depending on the implementation environment, conditions and variations.

18.7.2 Entering Low Power Consumption Modes

Before entering Low Power Consumption Modes, the USBHC must be placed in the SUSPEND state. Then turn off Vbus.

(Ex	ample Software setting	g)								
1	Disable interrupt									
2	HcCommandStatus	<hcr></hcr>	=	1		(Write)	: Software reset of the USB host controller			
3	HcControl	<hcfs></hcfs>	=	1	1	(Read)	: Check the transition to the SUSPEND state.			
4	HcBCR0	<trans_susp></trans_susp>	=	1		(Write)	: Change the state of the USB-HDP and USB-HDM pin to the SUSPEND state			
5	Output "0" to USBHF	PON pin					: Vbus OFF			
6	Setup to shifting low	power consumption	mode	: Stop of peripheral function, port setting, warm up setting and so on.						
7	7 Stop PLL									
8	Execute WFI instruction									

18.7.3 When not using USB

The USB-HDP and USB-HDM pins must be pulled-down.

18.7.4 Competing access to the RAM2

If the CPU/DMA accesses the RAM2 when the USBHC is already accessing it, the USBHC connection is discontinued and the CPU/DMA has higher priority for access. The USBHC is reconnected when the CPU/DMA access is completed. Note that if the disconnection of the USBHC caused by the CPU/DMA takes long, it may cause problems in USB transfer. Specifically, in case IN transfer, the CPU/DMA must complete to access in the period where the 64-byte FIFO contained in the USBHC becomes full (within 42.66μs).



18.8 Restrictions on Using the USB Host Controller

For an isochronous transfer, a Frame number to be transferred is defined in an Isochronous Transfer Descriptor (ITD). However, Frame numbers are not synchronized between the Host and software. If a descriptor to be executed in a previous Frame is scheduled later, the Host determines that a time error has occurred and writes back DATAOVERRUN to the CC field of the ITD. At this time, if the following conditions are met, the Host will write back inappropriate status (NOERROR).

<Conditions>

The above problem occurs if transfers are scheduled in a way the following two conditions both true:

```
1 ITD.FC[2:0] = R[2:0]
2 ITD.FC[2:0] < R[15:0]
```

Where ITD.FC indicates the number of times an ITD is executed and R = HcFmNumber (current Frame number) - ITD.SF (transfer start Frame number).

Make sure that each ITD is synchronized to the current Frame number. If not, this ITD should not be linked.

2. If a fatal error occurs on the USB system and the Host detects this error, the OHCI core sets HcInterrutStatus.UE[4].

At this time, if the HcInterruptEnable.UE[4] register has been set additionally, a hardware interrupt is generated. After this interrupt is detected, a software reset (HcCommandStatus.HCR[0] = "1") is required to recover from the Unrecoverable Error state and the Host then moves to the SUSPEND state.

- After the software reset, OHCI registers are initialized. If a remote wakeup from the device occurs, the Host remains in the SUSPEND state. When the remote wakeup function is used, a program for recovering from the SUSPEND state must be prepared.
- 4. When an overcurrent error occurs, if the HcRhDescriptorA.NPS[9] register has been set to "1", the HcRhPortStatus1.PRS[4] and HcRhPortStatus1.PSS[2] bits are not cleared. Therefore, do not set the HcRhDescriptorA.NPS[9] to "1" and the HcRhDescriptorB.DR[Port No] to "1".
- 5. When the HcRhStatus.DRWE [15] is set to "1", a remote wakeup event does not cause a USBSUSPEND to USBRESUME transition. When remote wakeup events are used, causing state transition by monitoring to the HcInterruptStatus.RD[3] by the HCD. And when remote wakeup events are not used, do not set the HcRhStatus.DRWE [15] to "1".
- 6. In a system supporting overcurrent conditions, set the HcRhDescriptorA.NOCP [12] to "0".

Page 697 2022/09/30


7. When Port Reset is executed while generating Babble, Port keep disable state. Port Reset sequence is below.

```
(Example)
1 HcRhPortStatus1 <PRS>
                                           (Write)
                                                    : Excute port reset
2 Detect of HW interrupt
3 HcRhPortStatus1
                                                    : Port is an invalid state.
                     <PRSC>
                                           (Read)
   HcRhPortStatus1 <PES>
                                      0
   HcRhPortStatus1 <CCS>
4 Clear of HW interrupt
   HcRhPortStatus1 <PRS>
                                           (Write)
                                                    : Retry port reset
   Detect if HW interrupt
  HcRhPortStatus1
                     <PRSC>
                                           (Read)
                                                    : Port is a valid state.
   HcRhPortStatus1
   HcRhPortStatus1
                     <CCS>
```

8. When Scheduling Overrun is occurred while executing Full-Speed Isochronous transfer, It may be generated the Unrecoverable Error. When Unrecoverable Error was generated, recover from Unrecoverable Error by software reset.



18.9 Connection Example



*Active low signal

		
Bus power switch device	: TPS2052 (Texas Instruments)	
	: MIC2026-1BM (MICREL)	
	: MIC2026-1BN (MICREL)	
Transient voltage suppressor device	: SN75240 (Texas Instruments)	
Resistance precision	: 5%	
Resistance rating	: 1/2W for 27Ω recommended	
Capacitor	: Low ESR type 120µF capacitor (OS-CON, etc.) recommended	

- Note 1: Do not apply voltages exceeding the absolute maximum rating.
- Note 2: When designing your board, make sure that the USB-HDP and USB-HDM pins are placed at the equal distance from the USB A receptacle.
- Note 3: No suppressor device is required in the USB specification.

Page 699 2022/09/30

18. USB Host Controller Ver.B (USBH)

18.9 Connection Example TMPM369FDFG/XBG



19. CAN Controller (CAN)

This product includes one channel of CAN controller.

19.1 Overview

- Compliant with CAN version 2.0 B (active)
- · Standard and extended formats supported
- · Data frames and remote frames supported for each format
- · 32 Mailboxes (31 receive and transmit, 1 receive only)
- · CAN bus baud rate up to 1 Mbps (with a system clock of at least 48 MHz)
- Bit timing parameter equivalent to Intel 82527 TM
- · Baud rate prescaler built in
- The order in which messages are transmitted can be selected from the following two types of internal arbitrations:
 - The mailbox with the lower number will be sent first
 - The mailbox with the higher priority identifier will be sent first
- · Time stamp function for receive and transmit messages
- · Operation modes

Normal operation mode	
Configuration mode	
Sleep mode	CAN walk-up with CAN bus active state detection (at CANMCR <wuba> ="1") or a write access to the master control register MCR</wuba>
Suspend mode	Inactive state on the CAN bus
Test loop back mode	Self acknowledge
Test error mode	Writable error counters

- · Message receive mask function for two systems
 - Programmable global receive mask (common to mailboxes 0 to 31)
 - Programmable local receive mask (for mailbox 31 only)
- · Receive mask bit for ID extension bit
- · Interrupt signal

INTCANRX	: CAN receive completion interrupt	
INTCANTX	: CAN transmit completion interrupt	
INTCANGB	: CAN global interrupt	
	Interrupt from eight causes including warning level, error passive and bus- off interrupts)	

Page 701 2022/09/30

19.2 Block Diagram TMPM369FDFG/XBG

19.2 Block Diagram

Figure 19-1 shown the block diagram for the CAN controller.




Figure 19-1 Block Diagram of CAN controller

19.3 CAN Interface

The interface to the CAN bus is an input pin CA_RX and an output pin CA_TX. Connect these pins via the CAN bus transceiver (ISO / DIS 11898 compliant).

High speed and low speed transceivers are differentiated. When this IP care must be taken that the electrical characteristics (e.g., 3.3 V to 5 V) of these pins at chip level satisfy the needs of the transceiver.



19.4 Register

In this MCU, the clock for CAN stops (CGCKSTP<CANSTP> = "0") after reset. When the CAN is used, set the CAN to operate (CGCKSTP<CANSTP> = "1").

For details of the clock operation, refer to the chapter on "Clock/Mode Control".

19.4.1 Register list

The control registers and addresses are as follows.

	1		
Mail Box x	Base Address		
Channel0	0x4000_5000		
Channel1	0x4000_5020		
Channel2	0x4000_5040		
Channel3	0x4000_5060		
Channel4	0x4000_5080		
Channel5	0x4000_50A0		
Channel6	0x4000_50C0		
Channel7	0x4000_50E0		
Channel8	0x4000_5100		
Channel9	0x4000_5120		
Channel10	0x4000_5140		
Channel11	0x4000_5160		
Channel12	0x4000_5180		
Channel13	0x4000_51A0		
Channel14	0x4000_51C0		
Channel15	0x4000_51E0		
Channel16	0x4000_5200		
Channel17	0x4000_5220		
Channel18	0x4000_5240		
Channel19	0x4000_5260		
Channel20	0x4000_5280		
Channel21	0x4000_52A0		
Channel22	0x4000_52C0		
Channel23	0x4000_52E0		
Channel24	0x4000_5300		
Channel25	0x4000_5320		
Channel26	0x4000_5340		
Channel27	0x4000_5360		
Channel28	0x4000_5380		
Channel29	0x4000_53A0		
Channel30	0x4000_53C0		
Channel31	0x4000_53E0		

Register name (x=0 to 31)		Address(Base+)
Message ID Field Register	CANMBxID	0x0000
Time Stamp Values / Message Control Field Register	CANMBxTSVMCF	0x0008
Data Field Register	CANMBxDL	0x0010
Data Field Register	CANMBxDH	0x0018

Page 703 2022/09/30

Base Address = 0x4000_5400

Register name		Address(Base+)
Mailbox Configuration Register	CANMC	0x0000
Mailbox Direction Register	CANMD	0x0008
Transmission Request Set Register	CANTRS	0x0010
Transmission Request Reset Register	CANTRR	0x0018
Transmission Acknowledge Register	CANTA	0x0020
Abort Acknowledge Register	CANAA	0x0028
Receive Message Pending Register	CANRMP	0x0030
Receive Message Lost Register	CANRML	0x0038
Local Acceptance Mask Register	CANLAM	0x0040
Global Acceptance Mask Register	CANGAM	0x0048
Master Control Register	CANMCR	0x0050
Global Status Register	CANGSR	0x0058
Bit Configuration Register 1	CANBCR1	0x0060
Bit Configuration Register 2	CANBCR2	0x0068
Global Interrupt Flag Register	CANGIF	0x0070
Global Interrupt Mask Register	CANGIM	0x0078
Mailbox Transmit Interrupt Flag Register	CANMBTIF	0x0080
Mailbox Receive Interrupt Flag Register	CANMBRIF	0x0088
Mailbox Interrupt Mask Register	CANMBIM	0x0090
Change Data Request Register	CANCDR	0x0098
Remote Frame Pending Register	CANRFP	0x00A0
CAN Error Counter Register	CANCEC	0x00A8
Time Stamp Counter Prescaler Register	CANTSP	0x00B0
Time Stamp Counter Register	CANTSC	0x00B8



19.4.2 CANMBxID (Message ID Field Register)

	31	30	29	28	27	26	25	24		
bit symbol	IDE	GAME/LAME	RFH		ID					
After reset										
	23	22	21	20	19	18	17	16		
bit symbol		ID								
After reset										
	15	14	13	12	11	10	9	8		
bit symbol		-		I	D	-				
After reset										
	7	6	5	4	3	2	1	0		
bit symbol				I	D					
After reset										

Bit	Bit Symbol	Туре	Function
31	IDE	R/W	ID Extension bit
			0: Standard format (11-bit ID) from <id28> to <id18> used</id18></id28>
			1: Extended format (29-bit ID) from <id28> to <id0> used</id0></id28>
			Sets the mailbox by selecting whether to receive or transmit the extended format (<ide>="1") or the standard format (<ide>="0").</ide></ide>
30	GAME / LAME	R/W	Global (GAME) / Local (LAME) acceptance mask enable bit
			0: Receive mask is not used for receive filtering.
			1: Receive mask is used for receive filtering.
			<game> is the enable bit for the global acceptance mask GAM shared in mailboxes 0 to 30, and <lame> is the enable bit for the local acceptance mask LAM used only for mailbox 31.</lame></game>
			When <game>=0 or <lame>=0, the received message are stored in the mailbox only when the receive message ID is the same as the mailbox ID.</lame></game>
			For transmit mailboxes, the acceptance mask function is not applied. In such case, always set <game> to "0".</game>
29	RFH	R/W	Remote frame handling bit (only for transmit mailboxes)
			0:Transmit mailboxes do not respond to remote frames. Software must handle remote frames.
			1:Transmit mailboxes respond to remote frames. (The <trs> bit is set.)</trs>
			<rfh> determines whether a mailbox configured as a transmit mailbox will automatically respond to remote frame reception.</rfh>
			When the ID of the received remote frame matches the ID of the transmit mailbox where <rfh>="1" and <game>="1", this mailbox ID is overwritten with the remote ID, and the mailbox automatically responds the remote frame using the overwritten ID.</game></rfh>
			Handled as data frames in the case of receive mailboxes.(The <rmp> bit and the <rfp> bit are set.)</rfp></rmp>
28-0	ID[28:0]	R/W	Message ID
			Standard format (11-bit ID) : From <id28> to <id18> are used.</id18></id28>
			Extended format (29-bit ID) :From <id28> to <id0> are used.</id0></id28>
			For the priority of message IDs, the message ID having most "0"s consecutively starting from the ID's highest bit (<id28> bit) has the higher priority.</id28>

Register the mailbox IDs at the time of initial setup. To change the message ID field or a mailbox after the mailbox is enabled, clear the <MCx> bit in the CANMC register corresponding to the mailbox to "0", and then disable the mailbox for the CAN controller before writing a new ID.

Page 705 2022/09/30

19.4.3 CANMBxTSVMCF (Time Stamp Values / Message Control Field Register)

	31	30	29	28	27	26	25	24			
bit symbol		TSV									
After reset											
	23	22	21	20	19	18	17	16			
bit symbol	-	-	-	-	-	-	-	-			
After reset											
	15	14	13	12	11	10	9	8			
bit symbol	-	-	-	-	-	-	-	-			
After reset											
	7	6	5	4	3	2	1	0			
bit symbol	-	-	-	RTR	DLC						
After reset											

Bit	Bit Symbol	Туре			Function				
31-16	TSV[15:0]	R/W	Time stamp counter value The 16-bit time stamp counter values read when message have been successfully received or transmitted are stored. No value is set when message reception or transmission fails. For the details of the entire time stamp counter function, Refer to "19.5.6 Time Stamp Function".						
15-5	-	R	Read undefined Write as "0".	Read undefined. Write as "0".					
4	RTR	R/W	Remote frame to 0:Data frame 1:Remote frame						
3-0	DLC[3:0]	R/W	<dlc[3:0]> 0000 0001 0010 0011 0100 0101 0110 0111 1000</dlc[3:0]>	Number of bytes 0 byte 1 byte 2 bytes 3 bytes 4 bytes 5 bytes 6 bytes 7 bytes 8 bytes	of bytes) of messages Corresponding data None D0 D0,D1 D0,D1,D2 D0,D1,D2,D3 D0,D1,D2,D3,D4 D0,D1,D2,D3,D4,D5 D0,D1,D2,D3,D4,D5,D6 D0,D1,D2,D3,D4,D5,D6,D7 more is set, data length is pr	ocessed as 8 bytes.			

The time stamp values do not need to be initially set.

The message control field needs no initial programming in the case of receive mailboxes. When a received message is stored in the mailbox, <RTR> and <DLC[3:0]> are also stored in the message control field at the same time. The transmit mailboxes need initial setting.

To change the message control field of a transmit mailbox (which is set to <RFH>="1") after enabling the mailbox, clear the CANMC<MCx> bit to "0" and then disable the mailbox for the CAN controller before writing a new <RTR> and <DLC[3:0]>. The message control field of the transmit mailbox set to <RFH>="0" can be changed irrespective of the CANMC<MCx> bit setting, but the user needs to check that the CANTRS<TRSx> bit is "0" before writing a new <RTR> and <DLC[3:0]>.



19.4.4 CANMBxDL/CANMBxDH (Data fields Register)

For transmission, data is transmitted according to the data byte count set in the <DLC[3:0]> of the mailbox.

For reception, the data length code in the received message is copied to the <DLC[3:0]> of the mailbox, and the data byte count only set in the <DLC[3:0]> is made valid.

Mailboxes are readable and writable, but do not write data fields for receive mailboxes. If data fields are written, a mismatch may occur in received data.

To update the data field of a transmit mailbox set to <RFH>="1", set "1" in CANCDR<CDR> and suspend transmit requests temporarily before writing new data. To update the data field of a transmit mailbox set to <RFH>="0", check that the CANTRS<TRS> bit is "0" before writing new data.

CANMBxDL

	31	30	29	28	27	26	25	24	
bit symbol		D3							
After reset									
	23	22	21	20	19	18	17	16	
bit symbol		D2							
After reset									
	15	14	13	12	11	10	9	8	
bit symbol				С)1				
After reset									
	7	6	5	4	3	2	1	0	
bit symbol		D0							
After reset									

Bit	Bit Symbol	Туре	Function			
31-24	D3[7:0]	R/W	Transmitted and received data is stored.			
23-16	D2[7:0]	R/W	Transmitted and received data is stored.			
15-8	D1[7:0]	R/W	Transmitted and received data is stored.			
7-0	D0[7:0]	R/W	Transmitted and received data is stored.			

Page 707 2022/09/30

CANMBxDH

	31	30	29	28	27	26	25	24		
bit symbol		D7								
After reset										
	23	22	21	20	19	18	17	16		
bit symbol					06					
After reset										
	15	14	13	12	11	10	9	8		
bit symbol		-)5					
After reset										
	7	6	5	4	3	2	1	0		
bit symbol)4					
After reset										

Bit	Bit Symbol	Туре	Function			
31-24	D7[7:0]	R/W	Transmitted and received data is stored.			
23-16	D6[7:0]	R/W	Transmitted and received data is stored.			
15-8	D5[7:0]	R/W	Transmitted and received data is stored.			
7-0	D4[7:0]	R/W	Transmitted and received data is stored.			



CANMC (Mailbox Configuration Register) 19.4.5

	31	30	29	28	27	26	25	24
bit symbol	MC31	MC30	MC29	MC28	MC27	MC26	MC25	MC24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	MC23	MC22	MC21	MC20	MC19	MC18	MC17	MC16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	MC15	MC14	MC13	MC12	MC11	MC10	MC9	MC8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MC7	MC6	MC5	MC4	мсз	MC2	MC1	MC0

Bit	Bit Symbol	Туре		Function						
31-0	MC31 to MC0	R/W	Access configu	Access configuration to mailbox (Each bit corresponds with mailboxes 31 to 0)						
			0:The correspo	:The corresponding mailbox MBx is disabled for the CAN controller.						
			1:The correspo	:The corresponding mailbox MBx is enabled for the CAN controller.						
			Write acces	Write access from CPU						
				ID field	Transmit mailbox with <rfh>="1"</rfh>	Data field	Control field			
			<mcx>=0</mcx>	Enabled	Enabled	Enabled	Enabled			
			<mcx>=1</mcx>	Disabled	Disabled	Enabled	Enabled			

Note: Following care is required during reprogramming of a CANMC in operation.

For a receive mailbox it needs to be ensured that the mailbox is not being disabled while reception for this mailbox is ongoing. If a mailbox is disabled or reconfigured during an ongoing reception, the current Receive:

frame might be received.

When the CAN controller is transmitting data (CANTRS<TRSx>="1"), Clear <MCx> to "0" after the transmission is completed (CANTRS<TRSx>="0"). Transmit:

19.4.6 CANMD (Mailbox Direction Register)

	31	30	29	28	27	26	25	24
bit symbol	MD31	MD30	MD29	MD28	MD27	MD26	MD25	MD24
After reset	1	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	MD23	MD22	MD21	MD20	MD19	MD18	MD17	MD16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	MD15	MD14	MD13	MD12	MD11	MD10	MD9	MD8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MD7	MD6	MD5	MD4	MD3	MD2	MD1	MD0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	MD31	R	Mailbox direction : Mailbox 31 Mailbox 31 is the receive-only mailbox. This is always set to "1" and can not be changed.
30-0	MD30 to MD0	R/W	Mailbox direction: Mailboxes 30 to 0 (Each bit corresponds with mailboxes 30 to 0.) 0:Set as a transmit mailbox. 1:Set as a receive mailbox. Each mailbox can be set as a transmit or receive mailbox.

Set the CANMD register at the initial setup. The directions of mailboxes cannot be changed when operation is ongoing. To change CANMD register settings, set the corresponding CANMC<MCx> bit to "0" before making changes.



19.4.7 CANTRS (Transmission Request Register)

	31	30	29	28	27	26	25	24
bit symbol	-	TRS30	TRS29	TRS28	TRS27	TRS26	TRS25	TRS24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	TRS23	TRS22	TRS21	TRS20	TRS19	TRS18	TRS17	TRS16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 TRS15	14 TRS14	13 TRS13	12 TRS12	11 TRS11	10 TRS10	9 TRS9	8 TRS8
bit symbol After reset								
	TRS15	TRS14	TRS13	TRS12	TRS11	TRS10	TRS9	TRS8
	TRS15	TRS14	TRS13	TRS12	TRS11	TRS10	TRS9	TRS8

Bit	Bit Symbol	Туре	Function
31	-	R	Read : Read as "0".
			Write: Write as "0".
30-0	TRS30 to TRS0	R/W	Transmit request set (Each bit corresponds with mailboxes 30 to 0.)
			Set <trsx> requests the message transmission of corresponding mailbox x.</trsx>
			When transmission is requested for multiple mailboxes, the message are transmitted in accordance with the priority corresponding to the MCR <mtos> bit.</mtos>
			A write of "1" from the CPU to mailbox x configured as transmit mailbox can set the bit. A write of "0" from the CPU is invalid.

Note: Mailbox 31 is receive-only mailbox.

The transmission request set register can be set by a write of "1" from the CPU to only the CANTRS<TRSx> bits of the mailboxes configured for transmission. The CANTRS<TRSx> bits of the mailboxes configured for reception cannot be set.

The CANTRS<TRSx> bit is cleared to "0" when the message has been successfully transmitted or the transmit request is reset by setting the CANTRR<TRRx> bit to "1."

When transmission fails, the transmission process is repeated until it succeeds or the transmit request is reset by setting the CANTRR<TRRx> bit to "1."

When the CANTRS<TRSx> bit is "1", do not write to mailbox x.

Page 711 2022/09/30

19.4.8 CANTRR (Transmission Request Register)

	31	30	29	28	27	26	25	24
bit symbol	-	TRR30	TRR29	TRR28	TRR27	TRR26	TRR25	TRR24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	TRR23	TRR22	TRR21	TRR20	TRR19	TRR18	TRR17	TRR16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	TRR15	TRR14	TRR13	TRR12	TRR11	TRR10	TRR9	TRR8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TRR7	TRR6	TRR5	TRR4	TRR3	TRR2	TRR1	TRR0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	_	R	Read : Read as "0". Write : Write as "0".
			Wile Wile as U.
30-0	TRR30 to TRR0	R/W	Transmit request reset (Each bit corresponds with mailboxes 30 to 0.)
			Setting <trrx> cancels the message transmission of corresponding mailbox x.</trrx>
			A write of "1" from the CPU to mailbox x configured as transmit mailbox can set the bit. Write of "0" from the CPU is invalid.

Note: Mailbox 31 is receive-only mailbox.

The transmission request reset register can be set by a write of "1" from the CPU to only the CANTRR<TRRx> bits of the mailboxes configured for transmission. The CANTRR<TRRx> bits of the mailboxes configured for reception cannot be set.

The CANTRR<TRRx> bit is cleared to "0" by the internal logic when the message has been successfully transmitted or the transmission is aborted. A write of "0" from the CPU is invalid.

When the CANTRR<TRRx> bit is "1," do not write to mailbox x.

Setting the CANTRR<TRRx> bit cancels the message transmission of mailbox x set by the CANTRS<TRSx> bit, where the operation executed will be any of the following three sequences:

a. A transmission request of a message has not yet been transmitted.

A transmission request of a message will be cleared immediately.

$$(CANTRS < TRSx > = 0, CANTRR < TRRx > = 0, CANAA < AAx > = 1)$$

b. A transmission request of a message is currently being transmitted and an arbitration lost error occurs or an error is detected on the CAN bus.

A transmission request of a message will be cleared and the transmission will be canceled.

$$(CANTRS < TRSx > = 0, CANTRR < TRRx > = 0, CANAA < AAx > = 1)$$

c. A transmission request of a message is currently being transmitted and no arbitration lost error occurs or no error is detected on the CAN bus.

A transmission request of a message will not be cleared and the transmission will be completed.

$$(CANTRS < TRSx > = 0, CANTRR < TRRx > = 0, CANTA < TAx > = 1)$$



19.4.9 CANTA (Transmission Acknowledge Register)

	31	30	29	28	27	26	25	24
bit symbol	-	TA30	TA29	TA28	TA27	TA26	TA25	TA24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	TA23	TA22	TA21	TA20	TA19	TA18	TA17	TA16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	TA15	TA14	TA13	TA12	TA11	TA10	TA9	TA8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	-	R	Read : Read as "0".
			Write: Write as "0".
30-0	TA30 to TA0	R/W	Transmission acknowledge (Each bit corresponds with mailboxes 30 to 0)
			When the message in mailbox x has been successfully transmitted, the <tax> bit is set to "1".</tax>
			The <tax> bit can be cleared by a write of "1" from the CPU to the <tax> bit or the TRS<trsx> bit.</trsx></tax></tax>

Note: Mailbox 31 is receive-only mailbox.

The CANTA<TAx> bit is set to "1" when a message in mailbox x has been successfully transmitted. When the mailbox interrupt is enabled by setting the corresponding <MBIMx> bit in the mailbox interrupt mask register CANMBIM to "1", the <MBTIFx> bit of the mailbox transmit interrupt flag register CANMBIF is set to "1" and the CAN transmit completion interrupt INTCANTX occurs.

A write of "1" to the <TAx> bit or the CANTRS<TRSx> bit from the CPU can clear the <TAx> bit. A write of "0" to the <TAx> bit or the CANTRS<TRSx> bit from the CPU is invalid.

Page 713 2022/09/30

19.4.10 CANAA (Abort Acknowledge Register)

	31	30	29	28	27	26	25	24
bit symbol	-	AA30	AA29	AA28	AA27	AA26	AA25	AA24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	AA23	AA22	AA21	AA20	AA19	AA18	AA17	AA16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 AA15	14 AA14	13 AA13	12 AA12	11 AA11	10 AA10	9 AA9	8 AA8
bit symbol After reset								
	AA15	AA14	AA13	AA12	AA11	AA10	AA9	AA8
	AA15 0	AA14 0	AA13 0	AA12 0	AA11 0	AA10 0	AA9	AA8 0

Bit	Bit Symbol	Туре	Function
31	-	R	Read : Read as "0". Write : Write as "0".
30-0	AA30 to AA0	R/W	Abort acknowledge (Each bit corresponds with mailboxes 30 to 0.) When the message in mailbox x has not been successfully transmitted, the <aax> bit is set to "1".</aax>
			The <aax> bit can be cleared by a write of "1" from CPU to the <aax> bit or the CANTRS<trsx> bit.</trsx></aax></aax>

Note: Mailbox 31 is receive-only mailbox.

The CANAA<AAx> bit is set to "1" when a message in mailbox x has not been successfully transmitted. When CANGIF<TRMABF> bit in the global interrupt flag register is also set to "1", and the transmit abort interrupt is enabled by setting the CANGIM<TRAMABM> bit in the global interrupt mask register to "1", the CAN global interrupt INTCANGB occurs.

A write of "1" to the <AAx> bit or the CANTRS<TRSx> bit from the CPU can clear the <AAx> bit. A write of "0" to the <AAx> bit or the CANTRS<TRSx> bit from the CPU is invalid.



19.4.11 CANRMP (Receive Message Pending Register)

	31	30	29	28	27	26	25	24
bit symbol	RMP31	RMP30	RMP29	RMP28	RMP27	RMP26	RMP25	RMP24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	RMP23	RMP22	RMP21	RMP20	RMP19	RMP18	RMP17	RMP16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	RMP15	RMP14	RMP13	RMP12	RMP11	RMP10	RMP9	RMP8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RMP7	RMP6	RMP5	RMP4	RMP3	RMP2	RMP1	RMP0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	RMP31 to RMP0	R/W	Receive message pending (Each bit corresponds with mailboxes 31 to 0.)
			After a message is received and the content of the received message is written in mailbox x, the <rmpx> bits set to "1". After received data is read, a write of "1" to the <rmpx> bit can clear the <rmpx> bit.</rmpx></rmpx></rmpx>

Note: This register can not use read-modify-write instruction.

The CANRMP<RMPx> bit is set to "1" when a message in mailbox x has been successfully received. When the mailbox interrupt is enabled by setting the corresponding <MBIMx> bit in the mailbox interrupt mask register CANMBIM to "1", the <MBRIFx> bit of the mailbox receive interrupt flag register CANMBIF is set to "1" and the CAN receive completion interrupt INTCANRX occurs.

To clear the <RMPx> bit, write "1" to the <RMPx> bit from the CPU. A write of "0" to the <RMPx> bit from the CPU is invalid.

Page 715 2022/09/30

19.4.12 CANRML (Receive Message Lost Register)

	31	30	29	28	27	26	25	24
bit symbol	RML31	RML30	RML29	RML28	RML27	RML26	RML25	RML24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	RML23	RML22	RML21	RML20	RML19	RML18	RML17	RML16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	RML15	RML14	RML13	RML12	RML11	RML10	RML9	RML8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RML7	RML6	RML5	RML4	RML3	RML2	RML1	RML0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	RML31 to RML0	R/W	Receive message lost (Each bit corresponds with mailboxes 31 to 0.) When mailbox x for which the <rmpx> bit is set to "1" receives the next message, the content of the received message is overwritten to the mailbox x, and the <rmlx> bit is set to "1". A write of "1" to the <rmpx> bit can clear the <rmlx> bit.</rmlx></rmpx></rmlx></rmpx>

The CANRML<RMLx> bit is set by the internal logic and can be cleared with a write of "1" to the CANRMP<RMPx> bit from the CPU. The <RMPx> bit is also cleared at the same time. A write of "1" or "0" to the <RMLx> bit from the CPU is invalid.

With the CANRMP<RMPx> bit set to "1", if mailbox x receives the next message, the corresponding <RMLx> bit in the receive message lost register CANRML is set to "1". In this case, mailbox x is overwritten with the new received message.

When the <TRMABF> bit in the global interrupt flag register CANGIF is also set to "1", and the transmit abort interrupt is enabled by setting the <TRMABM> bit in the global interrupt mask register CANGIM to "1", the CAN global interrupt INTCANGB occurs.

When the receive message lost interrupt is enabled by setting the <RMLIM> bit in the global interrupt mask register CANGIM to "1", the CAN global interrupt INTCANGB occurs.

Table 19-1 shows the changes of the CANRMP and CANRML registers before and after a message is received.

Table 19-1 Change of RMP and RML Registers Before / After a Message i Received

ID	Before R	Before Reception		ception	Occupius			
ID	<rmpx> <rmlx> <rmpx> <rmlx></rmlx></rmpx></rmlx></rmpx>		Operation					
No match	Don't care	Don't care	Don't care	Don't care	Received message are not stored in any mailboxes.			
	0	0	1	0	The received message is stored in mailbox x with a matching ID.			
Match	1	0	1	1	The received message is overwritten in mailbox x with a matching ID.			
	1	1	1	1	This shows that the previous message was lost.			



19.4.13 CANLAM (Local Acceptance Mask Register)

The local acceptance mask register CANLAM will only be used for filtering of the receiving message ID for mailbox 31. This feature allows locally masking to any ID bits of the receiving message for mailbox 31.

	31	30	29	28	27	26	25	24
bit symbol	LAMI	-	-		-	LAM		
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				LA	AM			
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				LA	AM			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				LA	AM			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	LAMI	R/W	Mask of the <ide> bit of mailbox 31</ide>
			0:Not masked
			1:Masked
			In case of <lami>="0", the message in the standard or the extended format is received, according to the <ide> bit of the mailbox 31.</ide></lami>
			In case of <lami>="1", the message in the standard and the extended format is received, regardless of the <ide> bit of the mailbox 31.</ide></lami>
30-29	_	R	Read : Read as "0".
			Write: Write as "0".
28-0	LAM[28:0]	R/W	Mask of receive message ID
			0:Not masked
			The reception message is received when the corresponding bit of reception message ID is the same as mail-box ID.
			1:Masked
			The reception message is received regardless of the value of the corresponding bit of reception message.

In the extended format, < ID[28:0] > and < LAM[28:0] > are used to filtering.

In the standard format, < ID[28:18] > and < LAM[28:18] > are used to filtering.

When the message in a standard format is received, the part of the extended ID (<ID[17:0]>) will become an undefined value. Therefore, the standard and the extended format cannot be recommended to be received in alternately the same mailbox.

Please set CANLAM when initialization (At the configuration mode) and do not change the setting while operating. When the setting is changed while receiving the message, the CANLAM value on the way of the setting change is used to filtering of reception message ID.

Page 717 2022/09/30

19.4.14 CANGAM (Global Acceptance Mask Register)

The global acceptance mask register CANGAM will be used for filtering of the receiving message ID for mailbox 0 to 30. This feature allows to globally masking any ID bits of the receiving message for mailbox 0 to 30.

	31	30	29	28	27	26	25	24
bit symbol	GAMI	-	-			GAM		
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				G/	ΑM			
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				G/	ΑM			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				G/	AM			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	GAMI	R/W	Mask of the <ide> bit of mailboxes 0 to 30</ide>
			0:Not masked
			1:masked
			In case if <gami> =" 0", the message of the standard or the extended format is received, according to the <ide> bit of the mailboxes 0 to 30.</ide></gami>
			In case of <gami> = "1", the message of the standard and the extended format is received, regardless of the <ide> bit of the mailboxes 0 to 30.</ide></gami>
30-29	_	R	Read : Read as "0".
			Write: Write as "0".
28-0	GAM[28:0]	R/W	Mask of receive message ID
			0:Not masked
			The reception message is received when the corresponding bit of reception message ID is the same as mail-box ID.
			1:Masked
			The reception message is received regardless of the value of the corresponding bit of reception message.

In the extended format, < ID[28:0] > and < GAM[28:0] > are used for filtering.

In the standard format, < ID[28:18] > and < GAM[28:18] > are used for filtering.

When the message in the standard format is received, the part of the extended ID (<ID[17:0]>) will become an undefined value. Therefore, the standard and the extended format cannot be recommended to be received in alternately the same mailbox.

Please set CANGAM during the initialization (At the configuration mode) and do not change the setting during the operation. When the setting is changed while receiving the message, the CANGAM value on the way of the setting change is used for filtering of reception message ID.



19.4.15 CANMCR (Master Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	SUR	-	TSTLB	TSTERR
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	CCR	SMR	-	WUBA	MTOS	-	TSCC	SRES
After reset	1	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-12	-	R	Read : Read as "0".
			Write: Write as "0".
11	SUR	R/W	Suspend mode request
			0: Cancels suspend mode (normal operation)
			1: Request suspend mode
10	_	R	Read : Read as "0".
			Write: Write as "0".
9	TSTLB	R/W	Test loop back
			0:Cancels test loop back mode (normal operation)
			1:Request test loop back mode (This mode supports stand-alone operation.)
8	TSTERR	R/W	Test error
			0:Cancels test error mode (normal operation)
			1:Request test error mode (In this mode, it is possible to write the CAN error counter register (CANCEC)).
7	CCR	R/W	Change configuration request
			0:Cancels configuration mode (normal operation)
			1:Request configuration mode (In this mode, it possible to write the bit configuration registers, CANBCR1 and CANBCR2.)
6	SMR	R/W	Sleep mode request
			0:Cancels sleep mode (normal operation)
			1:Request sleep mode (In this mode, the clock of the CAN controller stops and the error counters and transmit requests are reset.)
5	_	R	Read : Read as "0".
			Write: Write as "0".
4	WUBA	R/W	Walk-up on bus activity
			0: Wakes up only by a write access to the CAMCR register.
			1:Wakes up by detecting a bus active state or a write access to the CAMCR.
3	MTOS	R/W	Mailbox transmission order select
			0:Messages are transmitted in ascending order of mailbox number.
			1:Messages in mailboxes are transmitted in descending order of message ID priority.
2	-	R	Read : Read as "0".
			Write: Write as "0".
1	TSCC	R/W	Time stamp counter clear
			0: Disable
			1:Clears the time stamp counter to "0". (Note1)
			This bit is for write only and is read as always "0".

Page 719 2022/09/30

Bit	Bit Symbol	Туре	Function
0	SRES (Note2)	R/W	Software reset 0:Disable 1:Resets the CAN controller by software. This bit is for write only and is read as always "0".

- Note 1: The time stamp counter is also cleared by a write to the CANTSP register and a write of "0" to the CANTSC register.
- Note 2: After software reset, all registers in CAN must be access after the following time.
 - (1) When communication by CAN bus is not performed, please wait more than 16 CPU clocks.
 - (2) When communication by CAN bus is performed, please wait more than 88 CPU clocks.
- Note 3: To cancel sleep mode of the CAN operation, check that the CANGSR<SMA> bit is "1" before setting CANMCR<SMR> to "0".



19.4.16 CANGSR (Global Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	MIS
After reset	0	0	0	0	0	0	0	1
	15	14	13	12	11	10	9	8
bit symbol	15		13 IS	12	11 RM	10 TM	9	8 SUA
bit symbol After reset	15			12			-	
	15 1 7			12	RM	TM	-	SUA
	1	M 1	IS 1	1	RM 0	TM 0	-	SUA 0

Bit	Bit Symbol	Туре	Function						
31-17	-	R	Read : Read as "0".						
			Write: Write as "0".						
16-12	MIS[4:0]	R	Message in slot						
			Indicates the mailbox number of a message located in the transmit buffer.						
			00000 :Message for mailbox 0 01011 :Message for mailbox 11 10110 :Message for mailbox 22 100001 :Message for mailbox 1 01100 :Message for mailbox 12 11000 :Message for mailbox 2 11000 :Messa						
			00101 :Message for mailbox 5 00110 :Message for mailbox 6 00111 :Message for mailbox 7 01000 :Message for mailbox 17 01000 :Message for mailbox 18 01000 :Message for mailbox 18 01000 :Message for mailbox 8 01001 :Message for mailbox 19 01001 :Message for mailbox 9 01010 :Message for mailbox 10 01010 :Message for mailbox 10 01011 :Message for mailbox 20 01010 :Message for mailbox 10 01011 :Message for mailbox 21 01011 :Message for mailbox 21 01011 :Message for mailbox 21						
11	RM	R	Receive mode 0:The CAN controller is not receiving a message. 1:The CAN controller is receiving a message.						
10	ТМ	R	Transmit mode 0:The CAN controller is not transmitting a message. 1:The CAN controller is transmitting a message.						
9	-	R	Read : Read as "0". Write : Write as "0".						
8	SUA	R	Suspend mode acknowledge 0:The CAN controller is not in suspend mode. 1:The CAN controller is in suspend mode.						
7	CCE	R	Change configuration enable 0:The CAN controller is not in configuration mode. 1:The CAN controller is in configuration mode. In this mode, it is possible to write the bit configuration registers, CANBCR1 and CANBCR2.						
6	SMA	R	Sleep mode acknowledge 0:The CAN controller is not in sleep mode. 1:The CAN controller is in sleep mode. In this mode, the clock of the CAN controller stops and the error counters and transmit request are reset.						
5-4	-	R	Read : Read as "0". Write : Write as "0".						
3	TSO	R	Time stamp overflow 0:The time stamp counter is not overflow. 1:The time stamp counter has overflow at least once after this bit was last cleared to "0". To clear this bit, clear <tsoif> bit in the CANGIF register to "0".</tsoif>						

Page 721 2022/09/30

Bit	Bit Symbol	Туре	Function
2	во	R	Bus off status
			0:In bus on state (normal operation)
			1:In bus off state
			When CAN bus errors occur abnormally often and the transmit error counter <tec> reaches its limit of 256, the CAN controller enters bus off state. No messages can be transmitted and received, The error counter is undefined. After the bus off recovery sequence, the CAN controller automatically enters bus on state.</tec>
1	EP	R	Error passive status
			0:The CAN controller is not in error passive mode.
			1:The CAN controller is in error passive mode.
0	EW	R	Warning status
			0:Both <tec> and <rec> values are 96 or less.</rec></tec>
			1:At least one of the <tec> and <rec> values is greater than 96 and has reached the warning level.</rec></tec>



19.4.17 CANBCR1 (Bit Configuration Register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	ВГ	RP.
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				ВІ	RP.			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-10	-	R	Read : Read as "0".
9-0	BRP[9:0]	R/W	Write : Write as "0". Baud rate prescaler
			Setting value: 0 to 1023

Page 723 2022/09/30

19.4.18 CANBCR2 (Bit Configuration Register 2)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	-	-	-	S	JW	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	SAM		TSEG2			TSI	EG1		
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-10	_	R	Read : Read as "0".
			Write: Write as "0".
9-8	SJW[1:0]	R/W	Resynchronization jump width.
			00 : 1 × TQ
			01 : 2 × TQ
			10 : 3 × TQ
			11 : 4 × TQ
7	SAM	R/W	Setting sampling count
			0:Single sampling
			1 Triple sampling
6-4	TSEG2[2:0]	R/W	Setting of bit time after sample point
			000 : Reserved 100 : 5 × TQ
			001 : 2 × TQ
			010 : 3 × TQ 110 : 7 × TQ
			011 : 4 × TQ
3-0	TSEG1[3:0]	R/W	Setting of bit time before sample point (except SYNCSEG).
			0000 : Reserved 1000 : 9 × TQ
			0001 : 2 × TQ 1001 : 10 × TQ
			0010 : 3 × TQ 1010 : 11 × TQ
			0011 : 4 × TQ 1011 : 12 × TQ
			0100 : 5 × TQ
			0101 : 6 × TQ 1101 : 14 × TQ
			0110 : 7 × TQ 1110 : 15 × TQ
			0111 : 8 × TQ



19.4.19 CANGIF (Global Interrupt Flag Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RFPF	WUIF	RMLIF	TRMABF	TSOIF	BOIF	EPIF	WLIF
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read : Read as "0".
			Write: Write as "0".
7	RFPF	R/W	Remote frame pending flag
			0:No remote frame has been received.
			1:Remote frames have been received. (in the receive mailbox)
			This bit will not be set when matching with the transmit mailbox for which the <tfh> bit is "1".</tfh>
6	WUIF	R/W	Walk-up interrupt flag
			0:In sleep mode or normal operation mode
			1:Sleep mode has been canceled.
5	RMLIF	R/W	Receive message lost interrupt flag
			0:No receive message lost error has occurred.
			1:A receive message lost error has occurred in at least one mailbox configured as a receive mailbox.
4	TRMABF	R/W	Transmission abort flag
			0:No transport abort has occurred.
			1:Transport abort has occurred. (At least one bit in the CANAA register is set.)
3	TSOIF	R/W	Time stamp counter overflow interrupt flag
			0:No overflow has occurred in the time stamp counter after this bit was last cleared.
			1:There was at least one overflow of the time stamp counter after this bit was last cleared.
2	BOIF	R/W	Bus off interrupt flag
			0: The CAN controller is in bus on mode.
			1: The CAN controller is in bus off mode.
1	EPIF	R/W	Error passive interrupt flag
			0: The CAN controller is in error active mode.
			1: The CAN controller is in error passive mode.
0	WLIF	R/W	Warning level interrupt flag
			0:None of the error counters have reached the warning level.
			1: At least one of the error counters has reached the warning level.

Each interrupt flag of the global interrupt flag register (CANGIF) will be set to "1" if the corresponding global interrupt condition has met. When the global interrupt flag is set to "1", if the corresponding bit in the global interrupt mask register (CANGIM) is "1" (interrupt enabled), the CAN global interrupt (INTCANGB) will be "High".

The CANGIF register can be cleared by writing "1" to the corresponding bit in the CANGIF register. A write of "0" is invalid.

19.4.20 CANGIM (Global Interrupt Mask Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RFPFM	WUIM	RMLIM	TRMABF	TSOIM	воім	EPIM	WLIM

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read : Read as "0".
			Write: Write as "0".
7	RFPM	R/W	Remote frame pending interrupt mask
			0:Interrupt disable
			1:Interrupt enable
6	WUIM	R/W	Walk-up interrupt mask
			0:Interrupt disable
			1:Interrupt enable
5	RMLIM	R/W	Receive message lost interrupt mask
			0:Interrupt disable
			1:Interrupt enable
4	TRMABF	R/W	Transmit abort interrupt mask
			0:Interrupt disable
			1:Interrupt enable
3	TSOIM	R/W	Time stamp counter overflow interrupt mask
			0:Interrupt disable
			1:Interrupt enable
2	воім	R/W	Bus off interrupt mask
			0:Interrupt disable
			1:Interrupt enable
1	EPIM	R/W	Error passive interrupt mask
			0:Interrupt disable
			1:Interrupt enable
0	WLIM	R/W	Warning level interrupt mask
			0:Interrupt disable
			1:Interrupt enable

The global interrupt mask register (CANGIM) controls whether to enable or disable a global interrupt correspondingly to each interrupt condition of the CANGIF register. When the bit in the CANGIF register is "0", the corresponding CAN global interrupt (INTCANGB) is disabled. When the bit in the CANGIF register is "1", the corresponding CAN global interrupt (INTCANGB) is enabled.

Reset operation clears all bits in the CANGIM register to "0", disabling global interrupts.



19.4.21 CANMBTIF (Mailbox Transmit Interrupt Flag Register)

	31	30	29	28	27	26	25	24
bit symbol	-	MBTIF30	MBTIF29	MBTIF28	MBTIF27	MBTIF26	MBTIF25	MBTIF24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	MBTIF23	MBTIF22	MBTIF21	MBTIF20	MBTIF19	MBTIF18	MBTIF17	MBTIF16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	MBTIF15	MBTIF14	MBTIF13	MBTIF12	MBTIF11	MBTIF10	MBTIF9	MBTIF8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MBTIF7	MBTIF6	MBTIF5	MBTIF4	MBTIF3	MBTIF2	MBTIF1	MBTIF0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	-	R	Read : Read as "0".
			Write: Write as "0".
30-0	MBTIF30 to	R/W	Mailbox transmit interrupt flag (Each bit corresponds with mailboxes 30 to 0.)
	MBTIF0		When the message in mailbox x has been successfully transmitted and the interrupt mask of the CAN-MBIM register is enabled (<mbimx>="1"), the <mbtifx> bit is set to "1" and the transmit completion interrupt (INTCANTX) becomes the "High" level.</mbtifx></mbimx>
			When CANMBIM <mbimx> bit is "0", the <mbtifx> bit is not set and INTCANTX stays at the "Low" level. Transmission completion is checked by reading the CANTA register.</mbtifx></mbimx>
			If even one bit in the CANMBTIF register is "1", INTCANTX is the "High" level. The <mbtifx> bit is cleared by a write of "1" to the <mbtifx> bit from the CPU.</mbtifx></mbtifx>
			A write of "0" is invalid.

When the mailbox is set to receive, the corresponding bit in the CANMBTIF register is read as "0". When the mailbox is set to transmit, the corresponding bit in the CANMBRIF register is read as "0".

Page 727 2022/09/30

19.4.22 CANMBRIF (Mailbox Receive Interrupt Flag Register)

	31	30	29	28	27	26	25	24
bit symbol	MBRIF31	MBRIF30	MBRIF29	MBRIF28	MBRIF27	MBRIF26	MBRIF25	MBRIF24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	MBRIF23	MBRIF22	MBRIF21	MBRIF20	MBRIF19	MBRIF18	MBRIF17	MBRIF16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	MBRIF15	MBRIF14	MBRIF13	MBRIF12	MBRIF11	MBRIF10	MBRIF9	MBRIF8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MBRIF7	MBRIF6	MBRIF5	MBRIF4	MBRIF3	MBRIF2	MBRIF1	MBRIF0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	MBRIF31 to MBRIF0	R/W	Mailbox receive interrupt flag (Each bit corresponds with mailboxes 31 to 0.) When mailbox x has successfully received the message and the interrupt mask of the CANMBIM register is enabled (<mbimx> = "1"), the <mbrifx> bit is set to "1" and the receive completion interrupt (INTRX) becomes the "High" level.</mbrifx></mbimx>
			When the <mbimx> bit in the MBIM register is "0", the <mbrifx> bit is not set and INTRX stays at the "Low" level. Receive completion is checked by reading the CANRMP register.</mbrifx></mbimx>
			If even one bit in the CANMBRIF register is "1", INTCANRX is the "High" level. The <mbrifx> bit is cleared by a write of "1" to the <mbrifx> bit from the CPU.</mbrifx></mbrifx>
			A write of "0" is invalid.



19.4.23 CANMBIM (Mailbox Interrupt Mask Register)

	31	30	29	28	27	26	25	24
bit symbol	MBIM31	MBIM30	MBIM29	MBIM28	MBIM27	MBIM26	MBIM25	MBIM24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	MBIM23	MBIM22	MBIM21	MBIM20	MBIM19	MBIM18	MBIM17	MBIM16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	MBIM15	MBIM14	MBIM13	MBIM12	MBIM11	MBIM10	MBIM9	MBIM8
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MBIM7	MBIM6	MBIM5	MBIM4	MBIM3	MBIM2	MBIM1	MBIM0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	MBIM31 to MBIM0	R/W	Mailbox interrupt mask 0:Interrupt disabled for corresponding mailbox 1:Interrupt enabled for corresponding mailbox

The settings in CANMBIM determine, for which mailbox the interrupt generation is enabled or disabled. If a bit in CANMBIM is "0", the interrupt generation for the corresponding mailbox is disabled and if it is "1", the interrupt generation is enabled. Reset value of CANMBIM is "0".

19.4.24 CANCDR (Change Data Request Register)

	31	30	29	28	27	26	25	24
bit symbol	-	CDR30	CDR29	CDR28	CDR27	CDR26	CDR25	CDR24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	CDR23	CDR22	CDR21	CDR20	CDR19	CDR18	CDR17	CDR16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 CDR15	14 CDR14	13 CDR13	12 CDR12	11 CDR11	10 CDR10	9 CDR9	8 CDR8
bit symbol After reset								
	CDR15	CDR14	CDR13	CDR12	CDR11	CDR10	CDR9	CDR8
	CDR15 0	CDR14 0	CDR13 0	CDR12 0	CDR11 0	CDR10 0	CDR9	CDR8

Bit	Bit Symbol	Туре	Function
31	-	R	Read : Read as "0".
			Write : Write as "0".
30-0	CDR30 to CDR0	R/W	Change data request (Each bit corresponds with mailboxes 30 to 0.)
			When the <cdrx> bit of transmit mailbox x is set to "1", the transmit request of this mailbox x is ignored.</cdrx>
			It means mailbox x for which the CANTRS <trsx> bit and the <cdrx> bit are set will be excluded from the internal arbitration range and will not be transmitted if transmission has not started. After the <cdrx> bit is cleared to "0", mailbox x is back to be included in the internal arbitration range.</cdrx></cdrx></trsx>

Note: Mailbox 31 is receive-only mailbox.

The change data request register CABCDR is effective when updating the data field of transmit mailbox x where auto acknowledgement of remote frames is enabled (CANMBnID<RFH>="1"). Mailbox x enabling automatic acknowledgement starts message transmission automatically responding to received remote frames and so may update the data field during message transmission (In such cases, updated data is output midway through transmission). The update of the data field can be avoided by setting the <CDRx> bit to "1" and temporarily suspending data transmission.



19.4.25 CANRFP (Remote Frame Pending Register)

	31	30	29	28	27	26	25	24
bit symbol	RFP31	RFP30	RFP29	RFP28	RFP27	RFP26	RFP25	RFP24
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	RFP23	RFP22	RFP21	RFP20	RFP19	RFP18	RFP17	RFP16
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 RFP15	14 RFP14	13 RFP13	12 RFP12	11 RFP11	10 RFP10	9 RFP9	8 RFP8
bit symbol After reset								
	RFP15	RFP14	RFP13	RFP12	RFP11	RFP10	RFP9	RFP8
	RFP15 0	RFP14 0	RFP13 0	RFP12 0	RFP11 0	RFP10 0	RFP9	RFP8 0

Bit	Bit Symbol	Туре	Function
31-0	RFP31 to RFP0	R/W	Remote frame pending (Each bit corresponds with mailboxes 31 to 0.) When mailbox x configured as receive mailbox receives a remote frame, the <rfpx> bit and CANRMP<rmpx> bit are set to "1". The <rfpx> bit can be cleared by a write of "1" to the CANRMP<rmpx> bit.</rmpx></rfpx></rmpx></rfpx>

The CANRFP<RFPx> bit is set by the internal logic and can be cleared with a write of "1" to the CANRMP<RMPx> bit from the CPU. The <RMPx> bit is also cleared at the same time. A write of "0" to the <RMPx> bit and a write of "1" or "0" to the <RFPx> bit from the CPU are invalid.

Even when mailbox x with <RFPx>="1" is overwritten by data frame reception, the <RFPx> bit is cleared.

When the remote frame pending interrupt is enabled by setting the <RFPM> bit in the global interrupt mask register CANGIM to "1", the CAN global interrupt INTCANGB occurs.

Page 731 2022/09/30

19.4.26 CANCEC (Error Counter Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				Ti	EC			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				RI	ĒC			-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read : Read as "0".
			Write: Write as "0".
15-8	TEC[7:0]	R	8-bit transit error counter (After reset release)
		R/W	8-bit transit error counter (CANMCR <tsterr>="1")</tsterr>
7-0	REC[7:0]	R	8-bit receive error counter (After reset release)
		R/W	8-bit receive error counter (CANMCR <tsterr>="1")</tsterr>

The CAN controller contains two error counters: the receive error counter <REC> and the transmit error counter <TEC>. The value of both counters can be read from the CPU. A write access to the error counters is only possible in test error mode (The <TSTERR> bit in the CANMCR register is "1"). In the case of a write to the CANCEC register, the write data to the lower 8 bits <REC> is written also to the higher 8 bits (TEC).

The CAN error counters count up or down according to the CAN Specification 2.0B.

The <REC> is not increased after exceeding the error passive limit (128). When <REC>=128, after the correct reception of a message, the <REC> is set to a value between 119 and 127. After reaching the "bus off" status, the error counters are undefined.

If the status "bus off" is reached, the receive error counter is incremented after 11 consecutive recessive bits on the bus. If the counter reaches the count 128, the module changes automatically to the status error active. All internal flags are reset and the error counters will be cleared to "0". The configuration registers keep the programmed values. The values of the counters are undefined during "bus off" status.

When CAN enters configuration mode, the error counters will be cleared.



19.4.27 CANTSP (Time Stamp Counter Prescaler Register)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	•	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	-	-	-	-		TS	TSP		
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read : Read as "0". Write : Write as "0".
3-0	TSP[3:0]	R/W	Time stamp counter prescaler
			Sets the value to be loaded to the prescaler for the 4-bit TSC.

To ensure that the value of the CANTSC will not change during the write cycle to the mailbox, a hold register is implemented. The value of the CANTSC will be copied to the hold register and then written to the mailbox from the hold register if a message has been received or transmitted successfully. The reception is successful for the receiver, if there is no error but the last one bit of End-of-frame. Transmission is successful for the transmitter if there is no error until the last bit of End-of-frame. (Refer to the CAN specification 2.0B).

Page 733 2022/09/30

19.4.28 CANTSC (Time Stamp Counter Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				TS	3C			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				TS	SC .			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read : Read as "0".
			Write: Write as "0".
15-0	TSC[15:0]	R/W	Time stamp counter
			Free-running 16-bit counter

Overflow of the CANTSC can be detected by the time stamp counter overflow interrupt flag <TSOIF> of the global interrupt flag register (CANGIF), and the time stamp counter overflow flag <TSO> of the global status register (CANGSR). Both flags can be cleared by writing "1" to <TSOIF> in the CANGIF register.

There is a 4-bit prescaler for the CANTSC. After power-up the time stamp counter is driven directly from the bit clock (<TSP[3:0]>="0"). The period T_{TSC} for the time stamp counter will be calculated with the following formula :

$$T_{TSC} = TBIT \times (TSP + 1)$$



19.5 Operation explain of each circuit

19.5.1 Mailbox

The mailboxes consist of a single port RAM (accessible from the internal CAN core and the CPU). The CPU controls the CAN controller by changing the settings of the mailboxes and control registers. The settings of the mailboxes and control registers are used for such processes as reception filtering, message transmission, and interrupt processing.

To start transmission, set the transmit request bit corresponding to the mailbox to transmit messages to. After the bit has been set, all transmission procedures and error processes (when errors occur) are executed without CPU involvement. When the mailbox is set to receive, the CPU reads the mailbox data using read instructions. The user can also set it so that an interrupt will be issued to the CPU every time a message has been successfully received or transmitted

In total, 32 mailboxes are provided, each of which consists of 8 byte data, 29 bit IDs, and several control bits. The mailboxes (except mailbox 31) can be set to either transmission or reception. Mailbox 31 is the receive-only mailbox. Mailbox 31 is designed so that it can receive different message ID groups using other receive masks than mailboxes 0 to 30.

Figure 19-2 shows the configuration of the mailboxes.




Figure 19-2 Configuration of Mailboxes

- 1. Message ID field (ID3 to ID0)
 - ID extension bit <IDE>
 - Global / local acceptance mask enable bit <GAME / LAME>
 - Remote frame handling bit <RFH>
 - 29-bit message ID <ID[28:0]>
- 2. Message control field (MCF)
 - Remote frame transmit request bit <RTR>
 - Data length of 4 bits <DLC[3:0]>
- 3. Time stamp value (TSV1, TSV0)

Stores time stamp counter value during receiving / transmitting message. (TSV[15:0]>

4. Data field (D7 to D0)

Data of 8 bytes <D7[7:0]> to <D0[7:0]>

Page 735 2022/09/30

19.5.2 Transmit Control Register

Transmission control consists of two registers. One is the transmission request set register CANTRS, and the other is the transmission request reset register CANTRR. Therefore it is possible to clear the transmission request without generating a conflict in the handling of the transmit mailboxes in the state-machine. This mechanism also prevents clearing the transmission request of a mailbox to which transmission is already in progress.

When a write of data and the ID to mailbox x configured as a transmit mailbox (CANMD<MDx>="0") is performed and access to mailbox x is enabled (CANMC<MCx>="1"), setting the CANTRS<TRSx> bit to "1" causes the messages in mailbox x to be transmitted.

If there is more than one mailbox configured as a transmit mailbox and more than one corresponding TRS bit is set, then the messages will be sent in the selected order. The order of transmission depends on the <MTOS> bit in the master control register CANMCR.

If the CANMCR<MTOS> bit is "0", the mailbox with the lower number has the higher priority. For example, if the mailboxes CANMB0, CANMB2, and CANMB5 are configured as transmit mailboxes and the corresponding CANTRS<TRSx> bits are set to "1", then the messages will be transmitted in the following order: CANMB0, CANMB2, and CANMB5. If a new transmission request is set for CANMB0 during processing of the CANMB2 message, then in the next internal arbitration-run, CANMB0 is selected for the next transmit message and transmission of the CANMB0 message starts after CANMB2 transmission is completed. This will also happen when an arbitration lost error occurs when the CANMB2 message is being transmitted. The CANMB0 message will be sent instead of the CANMB2 lost in arbitration.

If the CANMCR<MTOS> bit is "1", the mailbox with the highest priority ID among those mailboxes for which transmission is requested will be transmitted. In a transmission after an arbitration lost error occurred also, the message in the mailbox with the highest priority ID among those mailboxes for which transmission is requested at the time will be transmitted.



19.5.3 Receive Control Register

The ID of a received message is compared to the ID of the mailbox set as the receive mailbox. The comparison of the IDs depends on the <GAME> / <LAME> values of the global/local acceptance mask enable bit MBnID3 in the mailbox and the data held in the global/local acceptance mask registers GAM / LAM.

When a match is detected, the ID of the received message, the control bits, and data bytes are written in the matching mailbox. At the same time, when the corresponding receive message pending bit CANRMP<RMPx> is set to "1" and the mailbox interrupt is enabled (CANMBIM<MBIMx>="1"), the CAN receive completion interrupt INTCANRX occurs. After a match is detected, no further ID comparison takes place.

If the ID of the received message does not match with any of the mailboxes 0 to 30, the ID is compared to the ID of the receive-only mailbox 31. When a match is detected, the settings of the received message are written in receive-only mailbox 31.

If no match is detected, the received message will not be stored in the mailbox and no change occurs in the mailbox.

The <RMPx> bit must be cleared by the CPU after data is read. With the <RMPx> bit set to "1", if the next message to this mailbox x is received, the corresponding receive message lost bit <RMLx> is set to "1". In this case, mailbox x is overwritten with the new message.

Figure 19-3 shows timing when a receive message lost occurs.




Figure 19-3 Timing when a Receive Message Lost Occurs

19.5.4 Remote Frame Control Register

After a remote frame is received, the remote frame ID is compared to the mailbox ID. The comparison of the IDs depends on the <GAME> / <LAME> values of the global / local acceptance mask enable bit CAN-MBxID in the mailbox and the data held in the global/local acceptance mask registers GAM/LAM.

After an ID match is detected, no further comparison takes place.

When the remote frame ID matches with the ID of transmit mailbox n where the remote frame handling bit CANMBxID<RFH> is set to "1", the CANTRS<TRSx> bit will be set to "1" so that the message is transmitted responding to the remote frame. For a transmit mailbox where the CANMBxID<RFH> bit is set to "0", the mailbox does not respond to the remote frame even when the ID matches.

If the ID matches with the ID of receive mailbox n, the received message is handled same as a data frame, and this sets the CANRMP<RMPx> bit and the CANRFP<RFPx> bit to "1".

When the remote frame ID matches with the ID of mailbox n where both the CANMBxID<RFH> bit and the <GAME> bit are set to "1", the ID of mailbox x is overwritten with the remote frame ID, and the mailbox will automatically respond to the remote frame using the ID (The <TRSx> bit is set to transmit a data frame). Therefore, when the global acceptance mask register CANGAM is used, one mailbox x may respond to multiple remote frame IDs depending on the mask value.



19.5.5 Receive Filtering

For mailboxes 0 to 30, the global acceptance mask register CANGAM will be used if the bit <GAME> in the mailbox is set. The receiving message will be stored in the first mailbox with a matching ID. Only if there is no matching ID in the mailboxes 0 to 30, the receiving message will be compared to the receive-only mailbox (mailbox 31). If the <LAME> bit in mailbox 31 is set, the local acceptance mask register CANLAM will be used.

Figure 19-4 shows receive filtering.




Figure 19-4 Receive filtering

Page 739 2022/09/30

19.5.6 Time Stamp Function

There is a free-running 16-bit time stamp counter (CANTSC) implemented in the CAN controller to show the time of message reception and transmission. The content of the CANTSC is written into the time stamp value (TSV) of the corresponding mailbox when a received message has been stored or a message has been transmitted.

The CANTSC is driven by the bit clock of the CAN bus line. When the operation mode of the CAN is in configuration mode or in sleep mode, the CANTSC will be stopped. After power-up reset, a write to the time stamp counter prescaler register (CANTSP) clears the CANTSC to "0". The CANTSC is readable and writable from the CPU both in configuration mode and normal operation mode.

Figure 19-5 shows the structure of the time stamp counter.




Figure 19-5 Timer Stamp Counter

The free running time stamp counter and the time stamp hold register will be cleared in the following cases:

- After reset (Power on reset or software reset)
- When the controller enters into configuration mode
- When the controller enters into sleep mode
- When a write access is performed to the CANTSP register.

Page 740 2022/09/30



19.5.7 Interrupt Control

The CAN controller has the following interrupt sources. And these interrupt sources are divided into three groups and each group has one interrupt output.

• CAN transmit completion interrupt (INTCANTX)

It occurs at the completion of transmission

CAN receive completion interrupt (INTCANRX)

It occurs at the completion of reception

• CAN Global interrupt (INTCANGB)

It occurs by eight sources other than those above.

	Sources	Group
Transmit interrupt	:a message has been transmitted successfully.	INTCANTX
Receive interrupt	:a message has been received successfully.	INTCANRX
Warning level interrupt	: at least one of the two error counters is greater than or equal to 97.	
Error passive interrupt	:CAN enters the error passive mode.	
Bus off interrupt	:CAN enters the bus off mode.	
Time stamp overflow interrupt		INITOANIOD
Transmit abort interrupt		INTCANGB
Receive message lost interrupt		
Walk-up interrupt	:after walk-up from sleep mode, this interrupt will be generated.	
Remote frame receive interrupt		

For mailbox interrupts, there are two interrupt output lines separated from global interrupts. These are the mailbox receive completion interrupt (INTCANRX) and the mailbox transmit completion interrupt (INTCANTX), which are dependent on mailbox settings.

There are two interrupt flag registers and one interrupt mask register. One interrupt flag register is for the mailbox receive interrupt flag register (CANMBRIF) and one for the mailbox transmit interrupt flag register (CANMBTIF). In addition, there is the mailbox interrupt mask register (CANMBIM) for setting whether to enable or disable each mailbox interrupt. The CANMBIM register is used both for transmit and receive mailboxes.

Figure 19-6 shows the block diagram of CAN interrupt signal.




Figure 19-6 Block Diagram of CAN interrupt signals

The CAN receive completion interrupt signal INTRX is the OR of the signal for which the 32 sources issued by the mailbox receive interrupt flag register CANMBRIF that are ANDed with each bit of the mailbox interrupt mask register CANMBIM.

The CAN transmit completion interrupt signal INTTX is the OR of the signal for which the 31 sources issued by the mailbox transmit interrupt flag register CANMBTIF that are ANDed with each bit of the mailbox interrupt mask register CANMBIM.

The CAN global interrupt signal INTGB is the OR of the signal for which the 8 sources issued by the global interrupt flag register CANGIF that are ANDed with each bit of the global interrupt mask register CANGIM.



19.6 Operation Mode

19.6.1 Configuration Mode

The CAN controller needs initial setup before starting operation (setting of the bit configuration registers, CANBCR1 and CANBCR2). Writes to the CANBCR1 and CANBCR2 are possible only when the CAN controller is in configuration mode.

After reset, the CANMCR<CCR> and the CANGSR<CCE> are set to "1" and the configuration mode is set. A write of "0" to the <CCR> bit sets the CAN controller to normal operation mode. After leaving configuration mode, the <CCE> bit is cleared to "0" and the power-up sequence starts. The power-up sequence detects 11 consecutive recessive bits on the CAN bus line. After detection, the CAN controller is bus on and ready for operation.

A write of "1" to the <CCR> bit sets the CAN controller to enter configuration mode from normal operation mode. After the CAN controller has entered configuration mode, the <CCE> bit is set to "1".

Figure 19-7 shows the flowchart of the initial setup of the CAN controller.

When the CAN controller enters into configuration mode, the CAN error counter (CANCEC), the time stamp counter (CANTSC), and the time stamp hold registers will be cleared.




Figure 19-7 Flowchart of Initial Setup of CAN Controller



19.6.2 Sleep Mode

Sleep mode is requested by a write of "1" to the <SMR> bit in the CANMCR register. After the CAN controller has entered into sleep mode, the CANGSR<SMA> bit is set to "1".

The read value of the CANGSR register is 0xF040. This means that there is no message in the transmit buffer and sleep mode is active where the <SMA> bit is "1". Read values to all other registers deliver the value 0x0000. Write accesses to all registers, except the CANMCR register, will be denied.

The CAN controller cancels sleep mode (wakes up) and starts the power-up sequence if a write access to the CANMCR register is detected, or there is any bus activity detected on the CAN bus with the CANMCR <WUBA> bit set to "1". The CAN controller waits until detecting 11 consecutive recessive bits on the CANRX input terminal, after it goes into bus active state. The walk-up message is invalid.

In sleep mode, the CAN error counters and all transmission request set CANTRS<TRSx> bits and transmission request reset CANTRR<TRRx> bits are cleared. The <SMR> bit and the <SMA> bit are cleared after the CAN controller leaves sleep mode.

If sleep mode is requested while the CAN controller is transmitting a message (CANMCR<SMR>="1"), the CAN controller enters sleep mode after any of the following occurs:

- The message has been successfully transmitted.
- The message has been successfully transmitted after an arbitration lost error.
- · The message has been successfully received after an arbitration lost error.

19.6.3 Suspend Mode

The suspend mode is requested by writing "1" to the CANMCR<SUR> bit. If the CAN bus line is not idle, the current message transmission/reception is completed before suspend mode is activated. After the CAN controller has entered suspend mode, the CANGSR<SUA> bit is set to "1".

In suspend mode, the CAN controller is not active on the CAN bus line. That means neither error frames nor acknowledgement will be sent. The error counters and the CANGSR<EP> bit will not be cleared either.

If suspend mode is requested during the bus off recovery sequence execution, the CAN controller enters suspend mode after the bus off recovery sequence is finished.

To restart the CAN controller, the <SUR> bit needs to be programmed to "0". After leaving the bus off state or the inactive state, the CAN controller restarts the bus off recovery sequence.

The CAN controller cancels suspend mode with a write of "0" to the <SUR> bit.

19.6 Operation Mode TMPM369FDFG/XBG

19.6.4 Test Loop Back Mode

In test loop back mode, the CAN controller can receive its own transmitted message and generates its own acknowledge bit. No other CAN node is necessary for the operation.

The test loop back mode can be enabled or disabled only when the CAN controller is in suspend mode. In test loop back mode, the CAN controller can transmit a message from a mailbox and receive it in another mailbox. The setup for mailboxes is the same as in normal operation mode.

19.6.5 Test Error Mode

In test error mode, writes to the CAN error counter register (CANCEC) are possible. The values of the lower 8 bits are concurrently written to both the transmit error counter (CANTEC) and the receive error counter (CANREC). The maximum value that can be written into the error counters is 255. The error counter value of 256 which forces the CAN controller into bus off mode can not be written.

The test error mode can be enabled or disabled only when the CAN controller is in suspend mode.

Figure 19-8 shows the flowchart of the setup of test loop back mode and test error mode.




Figure 19-8 Flowchart of Setup of Test Loop Back Mode and Test Error Mode



19.7 Description of Operation

19.7.1 Receive Messages

Figure 19-9 shows an example flowchart of message reception using the CAN receive completion interrupt (INTCANRX).




Figure 19-9 Flowchart of Message Reception

It is also possible to use polling instead of receive interrupts. In this case, the "waiting for INTCANRX" in above flowchart must be replaced by polling CANRMP. Further, enabling interrupts and clearing CANMBRIF must be removed from the flow.

Page 747 2022/09/30

19.7.2 Transmitting Message

Figure 19-10 shows an example flowchart of message transmission using the CAN transmit completion interrupt (INTCANTX).




Figure 19-10 Flowchart of Message Transmission

It is also possible to use polling instead of transmit interrupts. In this case, the "waiting for INTCANTX" in above flowchart must be replaced by polling TA. Further, enabling interrupts and clearing CANMBTIF must be removed from the flow.



19.7.3 Remote Frame Handling

Figure 19-11 shows an example flowchart of remote frame handling by using the automatic reply feature. This feature is available when the <RFH> bit of the transmit mailbox is set to "1". To avoid data inconsistency when updating the mailbox data, the CANCDR register controls transmission during data update of the mailbox.




Figure 19-11 Flowchart of Remote Frame Handling Using the Automatic Reply Feature

Page 749 2022/09/30

19.8 Bit Configuration TMPM369FDFG/XBG

19.8 Bit Configuration

The length of a bit is determined by the parameters TSEG1, TSEG2, and BRP. All controllers on the CAN bus must have the same baud rate and bit length. At different clock frequencies of the individual controllers, the baud rate has to be adjusted by the above-mentioned parameters. In the bit timing logic, the conversion of the parameters to the required bit timing is implemented. The configuration registers CANBCR1 and CANBCR2 contain the data about bit timing. Its definition corresponds to the CAN specification 2 (equivalent to Intel 82527).

Figure 19-12 shows CAN bit timing.




Figure 19-12 CAN Bit Timing

T_{SCL} (CAN system clock) is defined by :

$$T_{SCL} = \frac{\langle BRP[9:0] \rangle + 1}{f_{CANOSC}}$$

 $1 \times T_{SCL} = 1 \times T_Q (T_Q : time quantum)$

 f_{CANOSC} is the clock for CAN baud rate generation. The clock obtained by dividing the system clock f_{SYS} by 4 is supplied as the clock for CAN baud rate generation. If $f_{SYS} = 48$ MHz then $f_{CANOSC} = 12$ MHz.

The synchronization segment SYNCSEG always has the length of one T_O.

The baud rate is defined by:

Note: $\TSEG1[3:0]$ and $\TSEG2[2:0]$ are values of the CANBCR2 register. It is not \TQunit value.

Information processing time (IPT) is the time segment starting with the sample point reserved for processing of the sampled bit level. The information processing time is equal to three CAN system clock cycles.



 $\langle SJW[1:0] \rangle$ indicates how much the time quantum (T_Q) value in bit length is allowed to be lengthened or shortened when resynchronizing. Values between "1" ($\langle SJW[1:0] \rangle$ 00) and "4" ($\langle SJW[1:0] \rangle$ 11) are adjustable. The bus line is sampled and synchronization is performed at each falling edge of the bus signal within a bit grid. For $\langle SJW[1:0] \rangle$, set a value equal to or smaller than $\langle TSEG2[2:0] \rangle$.

Setting the <SAM> bit enables the multiple sampling of the bus line. The level is determined by the result from the majority decision of three sampling values. Sampling is taken at the sample point and the previous last two CAN system clock points. When <BRP[9:0]> is smaller than 4, the sampling performed is always once regardless of the value set in the <SAM> bit.

Table 19-2 shows the restrictions when the baud rate is set.

Table 19-2 Restrictions when Setting the Baud Rate

<brp[9:0]></brp[9:0]>	T _Q length (number of CAN clock cycles)	IPT length (number of CAN clock cycles)	Minimum TSEG2 length (T _Q unit)
0	1	3	3
1	2	3	2
> 1	<brp[9:0]>+1</brp[9:0]>	3	2

· Restrictions for TSEG1

 $TSEG1 \ge TSEG2$: The length of TSEG1 should be equal to or greater than the length of TSEG2.

· Restrictions for SJW

 $SJW \leq TSEG2$: For the synchronization jump width, set a value equal to or smaller than TSEG2.

· Restrictions for SAM

The three-time sampling is not allowed under the condition that <BRP[9:0]> is smaller than 4. For the condition that <BRP[9:0]> < 4, a one-time sampling will always be performed regardless of the value of SAM.

Example: For 500 Kbit/s

A bit has a length of $2\mu s$. If $f_{OSC} = 12$ MHz, the baud rate prescaler is set to "1". That means a bit for this data transmission rate has to be programmed with a length of $12T_Q$. According to the above formula, the values to be programmed always are smaller by one than the calculated values:

$$\langle BRP[9:0] \rangle = 00_0000_0001$$

$$<$$
TSEG1[3:0] $>$ = 0110 (7 TQ)

$$<$$
TSEG2[2:0]> = 011 (4 TQ)

In this case, the sample point is 8/12 66%.

Other combinations for TSEG1 / TSEG2 are possible; with TSEG2 3 the full range for SJW.

SJW should always be set to the highest value possible. SJW is not allowed to be greater than TSEG2.

The three-time sampling of the bus cannot be set because of the condition that <BRP[9:0]> is smaller than 4. Thus, SAM="0" should be set.

19. CAN Controller (CAN)

19.8 Bit Configuration TMPM369FDFG/XBG



20. Ethernet controller (EtherMAC)

This product contains a one-channel Ethernet controller.

20.1 Function overview

This product contains an Ethernet controller compliant with Ethernet or IEEE802.3 MAC (Media Access Control) layer, (hereinafter called EtherMAC) and a controller (hereinafter called EMDMAC) to perform high-speed DMA (direct memory access) transfer of transmitted and received data.

This EtherMAC can transmit / receive IEEE802.3 frames by being connected to a IEEE802.3 -compliant physical layer (PHY). Since this EMDAMC is also internally connected to EtherMAC, it can perform high-speed data transfer of transmit data and receive data.

This EtherMAC has features as shown below.

- · IEEE802.3 frame transmit and receive
- 10/100Mbps transfer
- · Full-duplex mode and half-duplex mode
- · IEEE802.3u-compliant MII (Media Independent Interface) interface
- · Magic Packet detection and detection signal output
- Flow control (IEEE802.3x/back-pressure method)

This EMDMAC has the following features:

- DMA transfer of data transmitted and received between EtherMAC can be performed between the transmit/receive buffer and the transmit/receive FIFO.
- · Control function of EtherMAC.

20.2 Block Diagram TMPM369FDFG/XBG

20.2 Block Diagram

Figure 20-1 shows the composition of EtherMAC and EMDMAC.




Figure 20-1 Block Diagram of EtherMAC



20.2.1 Pin names and functions

EtherMAC has signal pins supporting the connection with IEEE802.3u-compliant MII signal pins and PHY.Table 20-1 shows pin names and functions.

Table 20-1 Pin names and functions

Туре	Signal name	Pin name	Input / out- put	Function
	EM_TXCLK	Transmit clock	Input	Signal which is referred to as a clock signal of EM_TXD[3:0] and EM_TXEN.
	EM_TXD[3:0]	Transmit data	Output	Transmit frame data (4 bits)
	EM_TXEN	Transmit enable	Output	Signal which indicates that data to transmit is ready on EM_TXD[3:0].
	-	Transmit error (note)	Output	Signal that notifies an error in transit to PHY.
	EM_RXCLK	Receive clock	Input	Signal which is referred to as a clock signal of EM_RXD[3:0], EM_RXDV and EM_RXER.
	EM_RXD[3:0]	Receive data	Input	Receive frame data (4 bits)
MII	EM_RXDV F	Receive data valid	Input	Signal which indicates that a valid receive frame data is on EM_RXD [3:0].
	EM_RXER	Receive error	Input	This signal indicates that an error is received during a reception of a frame.
	EM_CRS	Carrier detection	Input	Carrier detection signal
	EM_COL	Collision detection	Input	Collision detection signal
	EM_MDC	Control data clock	Output	A clock signal for information transfer generated by EM_MDIO.
	EM_MDIO	Control data I/O	Input / Output	A data signal to exchange control information between EtherMAC and PHY.
	EM_LINK	Link status	Input	Link state input from PHY
	EM_ETOMOD	multi-purpose external output	Output	External output pin
Other	EM_MAGICP	Magic Packet receive	Output	Receives Magic Packet
	EM_TPAUSE	PAUSE frame transmit	Output	A signal that indicates PAUSE frame is being transmitted.
	EM_RPAUSE	PAUSE frame receive	Output	A signal that indicates PAUSE frame is being received.

Note: This EtherMAC does not output a transmit error.

20.2 Block Diagram TMPM369FDFG/XBG

20.2.2 EtherMAC Transmission Control Unit

Transmit data is stored in the transmit FIFO via the transmit buffer in the memory and EMDMAC. Ether-MAC transmission control unit builds this data as IEEE802.3 frame and output via the MII interface. The main features are as shown below.

- · Data framing and transmission
- CRC calculation and addition to a frame.
- · Retransmission when collisions occur (max. 15 times)
- IEEE802.3u-compliant MII interface
- Parallel / Serial conversion according to PHY speed.
- · Padding function of transmission frame data
- · PAUSE frame generation

20.2.3 EtherMAC Reception control Unit

The frame received via the MII interface is checked for address, frame length and CRC in EtherMAC reception control unit, and stored in the receive FIFO unit. Received data is then transferred to the receive buffer by the EMDMAC. The main features are as shown below.

- · Format check of received frames.
- · CRC check and frame length check of received frames.
- Transferring frames that are sent to EtherMAC itself, multicast frames and broadcast frames to the memory.
- IEEE802.3u-compliant MII interface function
- · Serial / parallel conversion according to PHY speed.
- · Magic Packet monitoring function
- · PAUSE frame analysis

20.2.4 EtherMAC Interface Control Unit

This unit controls access of registers that controls EtherMAC transmission / reception and PHY internal registers via MII.

20.2.5 EMDMAC Transmission / Receive function

To perform transmission, the EMDMAC obtains transmission buffer address from the transmit descriptor, and performs DMA transfer of transmission data contained in the buffer to the transmit FIFO. If the transmission instruction in the descriptor is still valid, reads the next descriptor and transfers data in a corresponding buffer to the transmit FIFO.

To perform receive DMA transfer, the receive EMDMAC obtains receive buffer address from the beginning address of the receive descriptor in advance. When received data is full in the receive FIFO, the receive EMDMAC starts transferring the data to receive buffer. When a one frame of data reception is completed, the receive EMDMAC writes receive status and obtains a receive buffer address from the next descriptor.

20.2.6 EMDMAC Control Unit

The EMDMAC control unit controls accesses of registers that control EMDMAC transmission / reception, and also controls EtherMAC.



20.2.7 EMDMAC Interface Control Unit

This unit monitors DMA transfer between the AHB bus and the EMDMAC, and register accesses. If there is an error in access method or timing, an error status is returned.

Page 757 2022/09/30

20.3 Registers

20.3.1 Register list

Note: Accesses to all registers must be 32-bit long word access.

Note: Registers that have "o" marks in "software reset range" are software resettable with EMDCR<SWR>.

Base Address = 0x4000_A000

Base Address = 0x4000_A000					
Register names		Address (Base+)	Software reset range		
EMDMAC interface Ver/Rev register	EMIFVRR	0x0000	-		
EMDMAC interface control register	EMIFCR	0x0004	-		
Reserved	-	0x0008	-		
Reserved	-	0x000C	-		
EMDMAC interface interrupt status register	EMIFINTST	0x0010	-		
EMDMAC interface interrupt enable register	EMIFINTEN	0x0014	-		
Reserved	-	0x018 to 0xFFC	-		
EMDMAC control register	EMDCR	0x1000	0		
Reserved	-	0x1004	-		
EMDMAC transmit indicator register	EMDTEN	0x1008	0		
Reserved	-	0x100C	-		
EMDMAC receive indicator register	EMDREN	0x1010	0		
Reserved	-	0x1014	_		
Transmit descriptor beginning address setting register	EMDTDPR	0x1018	-		
Reserved	-	0x101C	-		
Receive descriptor beginning address setting register	EMDRDPR	0x1020	-		
Reserved	-	0x1024	-		
EMDMAC interrupt status register	EMDINTST	0x1028	0		
Reserved	-	0x102C	-		
EMDMAC interrupt enable register	EMDINTEN	0x1030	0		
Reserved	-	0x1034	-		
Reflection of Error status indicator register	EMDERR	0x1038	0		
Reserved	-	0x103C	_		
The number of discarded frames counting register	EMDMFCR	0x1040	-		
Reserved	-	0x1044	-		
Transmit FIFO threshold setting register	EMDTFTR	0x1048	0		
Reserved	-	0x104C	-		
External FIFO capacity setting register	EMDFCDR	0x1050	0		
Reserved	-	0x1054	-		
Receive start / reset method setting register	EMDRRCR	0x1058	0		
Reserved	-	0x105C	-		
DMA error address pointer register	EMDEADR	0x1060	0		
Transmit FIFO underflow counting register	EMDTUFR	0x1064	_		
Receive FIFO overflow counting register	EMDROFR	0x1068	-		
Reserved	-	0x106C	-		
Receive FIFO busy threshold setting register	EMDRBTR	0x1070	0		
Reserved	-	0x1074	-		
Receive data padding setting register	EMDRPDR	0x1078	0		
Transmit interrupt mode setting register	EMDTIMER	0x107C	0		
Reserved	-	0x1080 to 0x10C4	-		
Receive buffer write address register	EMDRBAR	0x10C8	0		
Receive descriptor read address register	EMDRDAR	0x10CC	0		
Reserved	-	0x10D0	_		



Base Address = 0x4000_A000

Register names		Address (Base+)	Software reset range
Transmit buffer write address register	EMDTBAR	0x10D4	0
Transmit descriptor read address register	EMDTDAR	0x10D8	0
Reserved	-	0x10DC	-
Reserved	-	0x10E0 to 0x10FC	-
EtherMAC control register	EMCCR	0x1100	0
Long-frame length check value setting register	EMCRFLR	0x1108	0
EtherMAC interrupt status register	EMCINTST	0x1110	0
Reserved	-	0x1114	-
EtherMAC interrupt enable register	EMCINTEN	0x1118	0
Reserved	-	0x111C	-
MII control register	EMCMIICR	0x1120	0
Reserved	-	0x1124	-
PHY status register	EMCPHYST	0x1128	0
Reserved	-	0x112C to 0x114C	-
IPG counter setting register	EMCICR	0x1150	۰
Auto PAUSE parameter setting register	EMCAPR	0x1154	۰
Manual PAUSE parameter setting register	EMCMPR	0x1158	۰
Reserved	-	0x115C	-
Receive PAUSE frame counter register	EMCRPCR	0x1160	0
The number of PAUSE frame resend setting register	EMCPULR	0x1164	0
The number of PAUSE frame resend counter register	EMCPCR	0x1168	0
The number of Broadcast frame receive setting register	EMCBRR	0x116C	0
Reserved	-	0x1170 to 0x11BC	-
MAC upper address register	EMCMAHR	0x11C0	0
Reserved	-	0x11C4	-
MAC lower address register	EMCMALR	0x11C8	0
Reserved	-	0x11CC	-
Transmission retry error counter register	EMCTRER	0x11D0	0
Delay collision detection transmit register	EMCTCDR	0x11D4	0
Carrier dissipation transmit counter register	EMCTCLR	0x11D8	0
Carrier-not-detected transmit counter register	EMCTNDR	0x11DC	0
Reserved	-	0x11E0	_
CRC error receive counter register	EMCRCER	0x11E4	0
Frame receive error counter register	EMCRFER	0x11E8	0
Frame-length short receive counter register	EMCRLSR	0x11EC	0
Frame-length over receive counter register	EMCRLOR	0x11F0	0
Residual bit frame receive counter register	EMCRRFR	0x11F4	0
Multicast frame receive counter register	EMCRMFR	0x11F8	0

20.3.2 EMIFVRR (EMDMAC Interface Ver/Rev Register)

	31	30	29	28	27	26	25	24
bit symbol				VI	≣R			
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				VI	ER			
After reset	0	0	0	0	0	0	0	1
	15	14	13	12	11	10	9	8
bit symbol				RI	ΞV			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				RI	ΕV			
After reset	0	0	0	0	0	0	0	1

	Bit	Bit Symbol	Туре	Function
ı	31-16	VER[15:0]	R	EMDMAC interface controller version
Ì	15-0	REV[15:0]	R	EMDMAC interface controller revision



20.3.3 EMIFCR (EMDMAC Interface Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 DMAERR	9 DMATOUT	8 IOTOUT
bit symbol After reset				12 - 0				
	-	-	-	-	-	DMAERR	DMATOUT	IOTOUT
	-	- 0	- 0	- 0	- 0	DMAERR 0	DMATOUT	IOTOUT 0

Bit	Bit Symbol	Туре	Function
31-11	-	R	Zero is read.
10	DMAERR	R/W	Settings of DMA error notification to EMDMAC.
			0: Not notifies
			1: Notifies
			After detecting an error due to DMA, it controls error assert to the EMDMAC.
			When the EMDMAC receives this error signal, it stores the DMA address obtained when the error occurred in the EMDEADR. Operation needs to start from reset to restart.
9	DMATOUT	R/W	DMA time out detection setting
			0: Detects
			1: Not detects.
			This bit controls whether not to detect or to detect DMA time out (in case, After starting DMA cycle for the AHB bus, no response of ready signals for 16 cycles or longer).
			If "Detect" is selected, force-quit of DMA cycle and reflection to the EMIFINTST register are performed after time out.
			If "Not detect" is selected, force-quit of DMA cycle is not performed.
8	IOTOUT	R/W	I/O time out detection setting
			0: Detects.
			1: Not detects.
			This bit controls whether not to detect or to detect I/O time out (in case, After starting I/O cycle for EMD-MAC or EtherMAC, no response from EMDMAC or EtherMAC for 16 cycles or longer).
			If "Detect" is selected, force-quit of I/O cycle and reflection to the EMIFINTST register are performed after I/O time-out.
			If "Not detect" is selected, force-quit of I/O cycle is not performed.
7-2	_	R	Read as zero.
1	-	W	Write zero. Read as zero.
0	_	W	Write zero. Read as zero.

Note: This register is reset by software reset function of EMDCR<SWR>.

Page 761 2022/09/30

20.3.4 EMIFINTST (EMDMAC Interface Interrupt Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	DMATOUT	-	-	-	-	MASTER2	MASTER1	MASTER0
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	IOTOUT	-	-	-	SLAVE3	SLVAE2	SLAVE1	SLAVE0
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	EMDMACINT
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-24	_	R	A zero is read.
23	DMATOUT	R/W	DMA access (time out) interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During the DMA access to the AHB, this bit is "1" if time out is detected.
			The requirement for detection is a HREADY signal is not active for 16 clocks or longer after getting a bus.
22-19	-	R	A zero is read.
18	MASTER2	R/W	DMA access (Retry or Split Response 1 cycle detection) interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During the DMA access to the AHB, if a retry is returned from the counterpart or only one cycle of Split Response is returned, this bit is "1". The DMA performs a normal retry operation.
17	MASTER1	R/W	DMA access (Error Response 1 cycle detection) interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During the DMA access to the AHB, if one cycle of Error Response is returned from the counterpart, this bit is "1". The DMA continues the operation.
16	MASTER0	R/W	DMA access detection (Error Response is detected 2 cycles or longer) (normal sequence)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During the DMA access to the AHB, if an Error Response is returned from the counterpart for 2 cycles or longer, this bit is "1". (normal error sequence)
15	IOTOUT	R/W	I/O access (time out) interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During I/O access to the EMDMAC or EtherMAC, if a time out is detected, this bit is "1".
14-12	-	R	A zero is read.



Bit	Bit Symbol	Туре	Function
11	SLAVE3	R/W	I/O access (Sequential and Busy access) interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During I/O access from the AHB, if the access is Sequential or Busy access, this bit is "1".
10	SLAVE2	R/W	I/O access (Burst access) interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During I/O access from the AHB, if the access is other than Single or INCR, this bit is "1".
9	SLAVE1	R/W	I/O access (Not 32-bit access) interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During I/O access from the AHB, if the access is other than 32bit access, this bit is "1".
8	SLAVE0	R/W	I/O access (Not 4 Bytes boundary access) interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			During I/O access from the AHB, if the access address is other than 4-byte boundary access, this bit is "1".
7-1	_	R	Read as zero.
0	EMDMACINT	R/W	EMDMAC interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: (note 1)
			If an interrupt from the EMDMAC is detected, this bit is "1". For the occurrence factor of this interrupt, refer to the section of EMDINTST register.

Note 1: Regarding <EMDMACINT>, clear the interrupt register (EMDINTST) on the EMDMAC side. Writing "1" does not clear the <EMDMACINT>.

Note 2: This register is not reset by software reset function of EMDCR<SWR>.

20.3.5 EMIFINTEN (EMDMAC Interface Interrupt Enable Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	DMATOUT	-	-	-	-	MASTER2	MASTER1	MASTER0
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	IOTOUT	-	-	-	SLAVE3	SLAVE2	SLAVE1	SLAVE0
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	EMDMACINT
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-24	-	R	A zero is read.
23	DMATOUT	R/W	DMA access (time out) interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
22-19	-	R	A zero is read.
18	MASTER2	R/W	DMA access (Retry or Split Response 1 cycle detection) interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
17	MASTER1	R/W	DMA access (Error Response 1 cycle detection only) interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
16	MASTER0	R/W	DMA access (Error Response 2 cycle detection or longer) interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
15	IOTOUT	R/W	I/O access (time out) interrupt
			0: Interrupt disabled.
		1	1: Interrupt enabled.
14-12	_	R	A zero is read.
11	SLAVE3	R/W	I/O access (Sequential and Busy access) interrupt
			0: Interrupt disabled.
		1	1: Interrupt enabled.
10	SLAVE2	R/W	I/O access (Burst access) interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
9	SLAVE1	R/W	I/O access (Not 32bit access) interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
8	SLAVE0	R/W	I/O access (Not 4 Bytes boundary access) interrupt
			0: Interrupt disabled.
		<u> </u>	1: Interrupt enabled.
7-1	-	R	A zero is read.
0	EMDMACINT	R/W	EMDMAC interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.

Note: This register is not reset by software reset function of EMDCR<SWR>.



20.3.6 EMDCR (EMDMAC Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset	15 - 0		13 - 0	12 - 0	11 - 0	10 - 0	9 - 0	- 0
	-	-	_	-	-	-	-	_
	- 0	- 0	- 0 5	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-7	_	R	Read as zero.
6	DE	R/W	Specifies endian mode
			0: Big endian mode (long word access) (initial value)
			1: Little endian mode (long word access)
			This setting is valid with transmit/ receive data.
			Invalid with transmit/ receive descriptors and registers (only big endian is supported).
5-4	DL[1:0]	R/W	Specifies transmit / receive descriptor length.
			00: 16 bytes (initial value)
			01: 32 bytes
			10: 64 bytes
			11: 16 bytes
3-1	_	R	A zero is read.
0	SWR	W	Software reset
			0: Invalid
			1: Internal hardware reset (note 1) (note2) (note3)
			A zero is read.

Note 1: This function does not reset the registers below.

EMIFVRR, EMIFCR, EMIFINTST, EMIFINTEN, EMDTDPR, EMDRDPR, EMDMFCR, EMDEADR, EMDTUFR, EMDROFR

Note 2: After writing <SWR>="1", do not access the register for 64 cycles of the system clock.

Note 3: Write operation to this register needs to be performed in the stop period of transmit /a receive operation of the EMD-MAC (EMDTEN<TRNS>="0" or EMDREN<RCV>="0").

Page 765 2022/09/30

20.3.7 EMDTEN (EMDMAC Transmit Indicator Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	_	-	_	-	-	-	_	TRNS
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as zero.
0	TRNS	R/W	Starts transmission.
			[Read]
			0: Transmission stops
			1: Transmission is being processed.
			[Write]
			0: Invalid
			1: Executes transmission

Note 1: Writing <TRNS>="1" accesses the transmit descriptor and transmits for all valid descriptors.

Note 2: <TRNS> is self cleared after completing transmission for all valid frames or detecting the exhaustion of transmit descriptor



20.3.8 EMDREN (EMDMAC Receive Indicator Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	_	-	_	-	-	-	_	RCV
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as zero.
0	RCV	R/W	Starts reception
			[Read]
			0: Stops reception
			1: Reception is being processed.
			[Write]
			0: Stops reception.
			1: Starts reception

Note 1: If a zero is written to <RCV> (<RCV>="0") during receiving EMDMAC (<RCV>="1"), reception stops after receiving a frame.

Page 767 2022/09/30

Note 2: Writing <RCV>="1" accesses the receive descriptor and enters into standby state to receive.

Note 3: How to clear <RCV> differs according to the setting of EMDRRCR<RR>. Also, the value is self cleared if exhaustion of receive descriptor is detected.

20.3.9 EMDTDPR (Transmit Descriptor Beginning Address Setting Register)

	31	30	29	28	27	26	25	24		
bit symbol		TDPA								
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol				TD	PA					
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol				TD	PA					
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		TDPA								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-0	TDPA[31:0]	R/W	Start address of transmit descriptor. (note 1)
			Descriptors must start from the boundary that matches the length of descriptor specified by EMDCR <dl>. Set values as shown below according to the setting of EMDCR<dl> (value "1" cannot be set).</dl></dl>
			When EMDCR <dl>="00" or "11": <tdpa[3:0]>="0000"</tdpa[3:0]></dl>
			When EMDCR <dl>="01": <tdpa[4:0]>="0_0000"</tdpa[4:0]></dl>
			When EMDCR <dl>="10": <tdpa[5:0]>="00_0000"</tdpa[5:0]></dl>

Note 1: Write operation to this register needs to be performed in the stop state of transmission to the EMDMAC (EMDT-EN<TRNS>="0").

Write operation is invalid when transmission is being processed (EMDTEN<TRNS>="1").

Note 2: This register is not reset by software reset of EMDCR<SWR>.



20.3.10 EMDRDPR (Receive Descriptor Beginning Address Setting Register)

	31	30	29	28	27	26	25	24	
bit symbol		RDPA							
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol				RD	PA				
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol				RD	PA				
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol		RDPA							
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-0	RDPA[31:0]	R/W	Start address of receive descriptor (note1)
			Descriptors must start from the boundary that matches the length of descriptor specified by EMDCR <dl>.Set values as shown below according to the setting of EMDCR<dl> (value "1" cannot be set).</dl></dl>
			When EMDCR <dl>="00" or "11": <rdpa[3:0]>="0000"</rdpa[3:0]></dl>
			When EMDCR <dl>="01": <rdpa[4:0]>="0_0000"</rdpa[4:0]></dl>
			When EMDCR <dl>="10": <rdpa[5:0]>="00_0000"</rdpa[5:0]></dl>

Note 1: Write operation to this register needs to be performed in the stop state of reception from the EMDMAC (EMDREN<RCV>="0"). Write operation is invalid when reception is being processed (EMDREN<RCV>="1").

Note 2: This register is not reset of software reset of EMDCR<SWR>.

20.3.11 EMDINTST (EMDMAC Interrupt Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	TWB	-	-	-	TABT	RABT	RFRMER
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	BER	MINT	FTC	TDE	TFE	FRC	RDE	RFE
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	TINT4	TINT3	TINT2	TINT1
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RINT8	-	-	RINT5	RINT4	RINT3	RINT2	RINT1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	-	R	A zero is read.
30	TWB	R/W	Transmit descriptor write back interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			When write back operation to this transmit descriptor completes, this bit is "1".
29-27	_	R	A zero is read.
26	TABT	R/W	Transmit abort interrupt (including the occurrence of transmit underflow)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			When a transmit abort (or transmit underflow) occurs, this bit is "1".
25	RABT	R/W	Received abort interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			When a received abort occurs, this bit is "1".
24	RFRMER	R/W	The number of receive frames overflow error interrupt.
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			When the number of receive frames overflows, this bit "1".
23	BER	R/W	DMA error interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			When a DMA error notification is received from the EMDMAC interface control unit, this bit is "1".
22	MINT	R/W	EtherMAC interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: (note)
			When an interrupt from EtherMAC is detected, this bit is "1".
			For factors of the occurrence of this interrupt, refer to the section of the EMCINTST register.



Bit	Bit Symbol	Туре	Function
21	FTC	R/W	Frame transmission completion interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			When transmission of all frames specified by the transmit descriptor completes, this bit is "1".
20	TDE	R/W	transmit descriptor exhaustion interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If a valid (TD0 <tact>="1") transmit descriptor is not detected during transmission of frames, this bit is "1".</tact>
19	TFE	R/W	Transmit FIFO underflow error interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If an underflow error of transmit FIFO, this bit is "1".
18	FRC	R/W	Frame receive completion interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			When a one frame reception completes, this bit is "1".
17	RDE	R/W	Receive descriptor exhaustion interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If a valid (RD0 <ract>="1") receive descriptor is not detected during reception of frames, this bit is "1".</ract>
16	RFE	R/W	Receive FIFO overflow error interrupt
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If receive FIFO overflows, this bit is "1".
15-12	_	R/W	Write zero. A zero is read.
11	TINT4	R/W	Carrier-not-detected interrupt (TINT4)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If a EM_CRS signal is not asserted during the transmission of preamble, this bit is "1".
10	TINT3	R/W	Detecting carrier dissipation in frame transmission interrupt (TINT3)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If a EM_CRS signal is negated, this bit is "1".
9	TINT2	R/W	Delay collision interrupt during transmission of frames (TINT2)
-			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If an EM_COL signal is asserted outside a collision window (within 512bits after the start of transmission),
			this bit is "1".

Bit	Bit Symbol	Туре	Function
8	TINT1	R/W	Transmission time out detection interrupt (TINT1)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If a collision occurs even if transmission is retried fifteen times after the occurrence of collision, this bit is "1".
7	RINT8	R/W	Multicast frame receive interrupt (RINT8)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			When a multicast frame is received, this bit is "1".
			If there is other error, this bit is not notified.
6-5	_	R/W	Write zero. A zero is read.
4	RINT5	R/W	Residual bit error detection interrupt (RINT5)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			IF a received data is not in 8-bit unit (256 bytes), this bit is "1".
3	RINT4	R/W	Frame-length long error detection interrupt (RINT4)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If a length of a received frame exceeds the setting value of the EMCRFLR register, this bit is "1".
2	RINT3	R/W	Frame-length short error detection interrupt (RINT3)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
	1		If a length of a received frame is less than 64 bytes, this bit is "1".
1	RINT2	R/W	Frame reception error detection interrupt (RINT2)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
		1	If an EM_RXER signal is asserted during the reception of a frame, this bit is "1".
0	RINT1	R/W	CRC error detection interrupt (RINT1)
			[Read] 0: No interrupts
			1: Interrupts occur
			[Write] 0: Invalid
			1: Bit clear
			If the CRC of a received frame has an error, this bit is "1".

Note:To clear the <MINT>, clear the EtherMAC side of the interrupt register (EMCINTST). Writing "1" does not clear the <MINT>.



20.3.12 EMDINTEN (EMDMAC Interrupt Enable Register)

	31	30	29	28	27	26	25	24
bit symbol	-	TWB	-	-	-	TABT	RABT	RFRMER
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	BER	MINT	FTC	TDE	TFE	FRC	RDE	RFE
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	TINT4	TINT3	TINT2	TINT1
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RINT8	-	-	RINT5	RINT4	RINT3	RINT2	RINT1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31	-	R	Read as zero.
30	TWB	R/W	transmit descriptor write back interrupt 0: Interrupt disabled. 1: Interrupt enabled.
29-27	_	R	Read as zero.
26	TABT	R/W	Transmit / receive abort interrupt (including the case if a transmission underflow occurs) 0: Interrupt disabled. 1: Interrupt enabled.
25	RABT	R/W	Reception abort interrupt 0: Interrupt disabled. 1: Interrupt enabled.
24	RFRMER	R/W	Received frame number overflow error interrupt 0: Interrupt disabled. 1: Interrupt enabled.
23	BER	R/W	DMA error interrupt 0: Interrupt disabled. 1: Interrupt enabled.
22	MINT	R/W	EtherMAC interrupt 0: Interrupt disabled. 1: Interrupt enabled.
21	FTC	R/W	Frame transmission completion interrupt 0: Interrupt disabled. 1: Interrupt enabled.
20	TDE	R/W	transmit descriptor interrupt 0: Interrupt disabled. 1: Interrupt enabled.
19	TFE	R/W	Transmission FIFO underflow error interrupt 0: Interrupt disabled. 1: Interrupt enabled.
18	FRC	R/W	Frame receive completion interrupt 0: Interrupt disabled. 1: Interrupt enabled.
17	RDE	R/W	Received descriptor exhaustion interrupt 0: Interrupt disabled. 1: Interrupt enabled.
16	RFE	R/W	Received FIFO overflow error interrupt
15-12	-	R/W	Write zero. Read as zero.

Page 773 2022/09/30

Bit	Bit Symbol	Туре	Function
11	TINT4	R/W	Carrier-not-detected interrupt (TINT4)
			0: Interrupt disabled.
			1: Interrupt enabled.
10	TINT3	R/W	Carrier dissipation detection interrupt during the transmission of frames (TINT3)
			0: Interrupt disabled.
			1: Interrupt enabled.
9	TINT2	R/W	Delay/collision detection interrupt during the transmission of frames (TINT2)
			0: Interrupt disabled.
			1: Interrupt enabled.
8	TINT1	R/W	Transmission time out detection interrupt (TINT1)
			0: Interrupt disabled.
			1: Interrupt enabled.
7	RINT8	R/W	Multicast frame receive interrupt (RINT8)
			0: Interrupt disabled.
			1: Interrupt enabled.
6-5	-	R/W	Write zero. Read as zero.
4	RINT5	R/W	Residual bit error detection interrupt (RINT5)
			0: Interrupt disabled.
			1: Interrupt enabled.
3	RINT4	R/W	Frame length long error detection interrupt (RINT4)
			0: Interrupt disabled.
			1: Interrupt enabled.
2	RINT3	R/W	Frame length short error detection interrupt (RINT3)
			0: Interrupt disabled.
			1: Interrupt enabled.
1	RINT2	R/W	Frame reception error detection interrupt (RINT2)
			0: Interrupt disabled.
			1: Interrupt enabled.
0	RINT1	R/W	CRC error detection interrupt (RINT1)
			0: Interrupt disabled.
			1: Interrupt enabled.



20.3.13 EMDERR (Reflection of Error Status Indicator Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	TINT4	TINT3	TINT2	TINT1
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RINT8	-	-	RINT5	RINT4	RINT3	RINT2	RINT1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function				
31-16	_	R	Read as zero.				
15-12	_	R/W	/rite zero. Read as zero.				
11-8	TINT4 to INT1	R/W	eflection setting of transmit descriptor TD0 <tfe> for each transmission interrupt factor.</tfe>				
			0: Reflect (initial value)				
			1: Not reflect				
			Interrupt factors ar as follows:				
			TINT1: Transmission time out interrupt				
			TINT2: Delay/collision detection interrupt during the transmission of frames.				
			TINT3: Carrier dissipation detection interrupt during the transmission of frames.				
			TINT4: Carrier-not-detected interrupt				
			Although each interrupt factor is notified to the <tfs[25:0]> of the transmit descriptor, those factors can be brought together to <tfe> by this setting. The setting is reflected to <tfe>, when transmit descriptor is written back.</tfe></tfe></tfs[25:0]>				
7	RINT8	R/W	Refer to the section about RINT5 to RINT1.				
6-5	_	R/W	Write zero. Read as zero.				
4-0	RINT5 to	R/W	Reflection setting of transmission descriptor RD0 <rfe> for each transmission interrupt factor.</rfe>				
	RINT1		0: Reflect (initial value)				
			1: Not reflect				
			Interrupt factors ar as follows:				
			RINT1: CRC error detection interrupt				
			RINT2: Frame reception error detection interrupt				
			RINT3: Frame length short error detection interrupt				
			RINT4: Frame length long error detection interrupt				
			RINT5: Residual bit error detection interrupt				
			RINT8: Multicast frame receive interrupt				
			Although each interrupt factor is notified to the <rfs[26:0]> of the transmit descriptor, those factors can be brought together to <rfe>. The setting is reflected to <rfe>, when transmit descriptor is written back.</rfe></rfe></rfs[26:0]>				

Page 775 2022/09/30

20.3.14 EMDMFCR (The Number of Discarded Frames Counting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				M	IS			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		MIS						
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as zero.
15-0	MIS[15:0]	R/W	Discarded frames counter value
			[Read]
			The number of frames discarded (counter value) after the overflow of received FIFO.
			[Write]
			Clear the counter "0x0000" by writing an unique number.
			This counter counts up to "0xFFFF".After that, counting operation stops.

Note: This register is not reset by software reset of EMDCR<SWR>.



20.3.15 EMDTFTR (Transmit FIFO Threshold Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	_
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10	9 TFTH	8
bit symbol After reset	15 - 0	14 - 0	13 - 0	12 - 0	11 - 0	0		0
	-	-	-	-	-		TFTH	
	-	- 0	- 0	- 0 4	- 0	0	TFTH	0

Bit	Bit Symbol	Туре	Function
31-11	-	R	Read as zero.
10-0	TFTH[10:0]	R/W	Transmission FIFO threshold value
			0x000: Store and Forward mode (initial value)
			(Data transmission starts after writing a one frame within the transmission FIFO or the capacity of the transmission FIFO set to EMDFCDR gets full.)
			0x001: 4 bytes
			0x002: 8 bytes
			:
			0x0FF:1020 bytes
			0x100: 1024 bytes
			:
			0x3FF: 4092 bytes
			0x400: 4096 bytes
			Other than those above: prohibited
			Data transmission toward EtherMAC starts when the number of data exceeds the value set in this register is stored in the transmission FIFO.

Note 1: Writing "1" during the transmission operation of EMDMAC (EMDTEN<TRNS>="1") is invalid.

Note 2: To avoid the occurrence of transmission underflow, we recommend setting initial value (store & forward).

20.3.16 EMDFCDR (External FIFO Capacity Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	1	ı	-			TA		
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	RA				
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-13	_	R	Read as zero.
12-8	TA[4:0]	R/W	Transmit FIFO capacity Set 0x0F to <ta>. Other than 0x0F is prohibited.</ta>
7-5	_	R	Read as zero.
4-0	RA[4:0]	R/W	Receive FIFO capacity Set 0x0F to <ra>. Other than 0x0F is prohibited.</ra>

Note 1: Write to <TA> during the transmission operation of EMDMAC (EMDTEN<TRNS>="1") is invalid.

Note 2: Write to <RA> during the reception operation of EMDMAC (EMDREN<RCV>="1") is invalid.

Note 3: Do not set values other than those above to <TA> and <RA>.



20.3.17 EMDRRCR (Receive Start / Reset Method Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 –
bit symbol After reset	15 - 0		13 - 0	12 - 0	11 - 0	10 - 0	9 - 0	- 0
	-	-	_	-	-	-	-	_
	- 0	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-2	-	R	Read as zero.
1	RNR	R/W	Specifies non-reset mode of EMDREN <rcv>.</rcv>
			0: (None specified)
			1: Software control (Data reception continues even after detecting receive descriptor exhaustion.)
			Set <rnr>="1" to continue the DMA of received frames by performing continuous fetch of receive descriptor without self-resetting of EMDREN<rcv> even if the fetched receive descriptor is RD0<ract>="0" (receive descriptor exhausted).</ract></rcv></rnr>
0	RR	R/W	How to reset EMDREN <rcv></rcv>
			0: Hardware control (Self clear after the completion of one frame reception)
			1: Software control
			[In case of hardware control (<rr>="0")]</rr>
			Controllable on a frame-by-frame basis. To receive successive data, write EMDREN <rcv>="1" again.</rcv>
			[In case of software control (<rr>="1")]</rr>
			After writing EMDREN <rcv>="1", the hardware automatically fetches the receive descriptor to receive frames until EMDREN<rcv>="0" is written. This operation allow continuous reception of multiple frames.</rcv></rcv>
			If, however, a receive descriptor exhaustion is detected, the hardware performs a self clear operation.

Note 1: Writing to this register during the reception of EMDMAC (EMDREN<RCV>="1") is invalid.

Note 2: This register sets how to reset the EMDREN<RCV>.

20.3.18 EMDEADR (DMA Error Address Pointer Register)

	31	30	29	28	27	26	25	24	
bit symbol		ERRADR							
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol				ERR	ADR				
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol				ERR	ADR				
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol				ERR	ADR		-	-	
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-0	ERRADR[31:0]	R/W	DMA error address If an error is notified by the EMDMAC interface control unit during the operation of DMA (EM-DINTST <ber>="1"), this register shows the DMA address.</ber>

Note: This register is not reset by software reset function of EMDCR<SWR>.



20.3.19 EMDTUFR (Transmit FIFO Underflow Count Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				UNI	DER			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		-		UNI	DER			-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as zero.
15-0	UNDER[15:0]	R/W	The number of transmit FIFO underflow
			[Read]
			The number of frames that transmit FIFO becomes underflow.
			[Write]
			Zero clear the register by writing an unique number.
			This register counts up to "0xFFFF", and stops counting after that.

Note: This register is not reset by software reset function of EMDCR<SWR>.

20.3.20 EMDROFR (Receive FIFO Overflow Count Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				OV	ÆR			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				OV	ÆR			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as zero.
15-0	OVER[15:0]	R/W	The number of receive FIFO overflow
			[Read]
			The number of frames that receive FIFO gets overflow.
			[Write]
			Zero clear the register by writing an unique number.
			This register counts up to "0xFFFF" and stops after that.

Note: This register is not reset by software reset of EMDCR<SWR>.



20.3.21 EMDRBTR (Receive FIFO Busy Threshold Setting Register)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-		RFFO		
After reset	0	0	0	0	0	1	1	1	
	15	14	13	12	11	10	9	8	
bit symbol	15 -	14 -	13 -	12 -	11 -	10	9	8 –	
bit symbol After reset	15 - 0		13 - 0	12 - 0	11 - 0	10 - 0	9 - 0	- 0	
 	_	-	-	-	-	-	-	-	
 	- 0	- 0	- 0	- 0	- 0	- 0	-	- 0	

Bit	Bit Symbol	Туре	Function
31-19	-	R	Read as zero.
18-16	RFFO[2:0]	R/W	Threshold of the number of receive frame overflow BSY.
			000: Completion of 2 frame storing
			001: Completion of 4 frame storing
			010: Completion of 6 frame storing
			011: Completion of 8 frame storing
			100: Completion of 10 frame storing
			101: Completion of 12 frame storing
			110: Completion of 14 frame storing
			111: Completion of 16 frame storing
			This register sends the number of receive frame overflow BSY to EtherMAC when the specified number of frames is completely stored in the receive FIFO.
15-3	_	R	Read as zero.
2-0	RFDO[2:0]	R/W	Threshold of the number of receive FIFO overflow BSY
			This register sends the number of receive FIFO overflow BST to EtherMAC when the specified number of bytes are completely stored in the receive FIFO. (note1) (note2)
			000: When (256 - 32) bytes are stored.
			001: When (512 - 32) bytes are stored.
			010: When (768 - 32) bytes are stored.
			011: When (1024 - 32) bytes are stored.
			100: When (1280 - 32) bytes are stored.
			101: When (1536 - 32) bytes are stored.
			110: When (1792 - 32) bytes are stored.
			111: When (2048 - 32) bytes are stored.

Note 1: Configure the value of <RFDO> in the condition that "<RFDO>=< EMDFCDR<RA>".

Note 2: To send BST using the <RFDO> settings in the condition "<RFDO>=EMDFCDR<RA>", the above setting needs to be "- 64 bytes", not "-32 bytes".

For example, if EMDFCDR<RA>=7 and <RFDO>=7, the condition is "when (2048 - 64) bytes are stored in the receive FIFO".

Page 783 2022/09/30

20.3.22 EMDRPDR (Receive Data Padding Setting Register)


	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	PA	DS
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 –
bit symbol After reset	15 - 0		13 - 0	12 - 0	11 - 0	10 - 0	9 - 0	8 - 0
	-	-	-	-	-	-	-	-
	- 0	- 0	- 0	- 0	- 0	- 0 2	-	- 0

Bit	Bit Symbol	Туре	Function
31-18	-	R	Read as zero.
17-16	PADS[1:0]	R/W	Padding size 00: No padding assert (initial value) (note 1) 01: 1 byte assert
			10: 2 byte assert 11: 3 byte assert
15-6	_	R	Read as zero.
5-0	PADR[5:0]	R/W	Asserting point of padding 00_0000: 1st byte 00_0001: 2nd byte : 00_1111: 16th byte : 11_1111: 64th byte Assuming the beginning byte of the frame the 1st byte, padding specified in the number of bytes on <pads> can be asserted from the 1st byte to 64th bytes.</pads>

Note 1: When <PADS>="00", <PADR> setting is invalid.


Note 2: To reconfigure this register, perform software reset (EMDCR<SWR>="1") or hardware reset.

(Example 1) Three-byte padding on the 1st byte (<PADS>="11", <PADR>="00_0000")





(Example 2) One-byte padding on the 5the byte ($\langle PADS \rangle = "01", \langle PADR \rangle = "00_0100"$)



Page 785 2022/09/30

20.3.23 EMDTIMER (Transmit Interrupt Mode Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	TIM	-	-	-	TIS
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as zero.
4	TIM	R/W	Transmit interrupt mode
			0: Every transmission frame mode
			1: interrupt mode
			Specifies the timing of transmit interrupt occurrence.
			To generate an interrupt every time when transmit frame write back operation is completed, set "0".
			To generate an interrupt only when the write back operation of the descriptor which setting is TD0 <twbi>="1", set "1".</twbi>
3-1	-	R	Read as zero.
0	TIS	R/W	Transmit interrupt setting
			0: interrupt is not set.
			1: interrupt is set.
			Specifies whether to enable the <tim> setting.</tim>
			Not to generate transmit descriptor write back interrupts, set "0". In this case, <tim> setting is invalid.</tim>
			To generate transmit descriptor write back interrupts at <tim> timing, set "1". In this case, interrupts are notified as EMDINTST<twb>="1".</twb></tim>



20.3.24 EMDRBAR (Receive Buffer Write Address Register)

	31	30	29	28	27	26	25	24
bit symbol				RB	WA			
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				RB	WA		-	
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				RB	WA			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				RB	WA			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	RBWA[31:0]	R	Receive buffer address (for debug) The receive buffer address which EMDMAC accesses is shown.

Note 1: This register shows the written receive buffer address in the stop state of EMDMAC receive operation (EMDREN<RCV>="0").

Page 787 2022/09/30

Note 2: If this register is read during the receive operation of EMDMAC (EMDREN<RCV>="1"), DMAP operation may not match read values.

20.3.25 EMDRDAR (Receive Descriptor Read Address Register)

	31	30	29	28	27	26	25	24
bit symbol				RD)RA			
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol		-		RD)RA		-	
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-		RD)RA			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		_		RD	RA			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	RDRA[31:0]	R	Receive Descriptor Address (for debug)
			The address of the receive descriptor which EMDMAC is fetching is shown.

Note 1: This register shows the descriptor address to be fetched in stop state of EMDMAC receive operation (EM-DREN<RCV>="0").

Note 2: If this register is read during receive operation of EMDMAC (EMDREN<RCV>="1"), DMA operation may not match read values.



20.3.26 EMDTBAR (Transmit Buffer Read Address Register)

	31	30	29	28	27	26	25	24
bit symbol				ТВ	RA			
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol		-		TB	RA		-	
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-		TB	RA			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		_		ТВ	RA			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-0	TBRA[31:0]	R	Transmit buffer address (for debug) The address of the transmit buffer which EMDMAC accessed.

Note 1: In stop state of EMDMAC (EMDTEN<TRNS>="0"), this register shows the transmit buffer address which has been read

Note 2: If this register is read during the transmission of EMDMAC (EMDTEN<TRNS>="1"), DMA operation may not match read values

20.3.27 EMDTDAR (Transmit Descriptor Read Address Register)

	31	30	29	28	27	26	25	24				
bit symbol		TDRA										
After reset	0	0	0	0	0	0	0	0				
	23	22	21	20	19	18	17	16				
bit symbol				TD	RA							
After reset	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8				
bit symbol		-		TD	RA							
After reset	0	0	0	0	0	0	0	0				
	7	6	5	4	3	2	1	0				
bit symbol		TDRA										
After reset	0	0	0	0	0	0	0	0				

Bit	Bit Symbol	Туре	Function
31-0	TDRA[31:0]	R	Transmit descriptor address (for debug)
			The transmit descriptor address which EMDMAC is fetching is shown.

Note 1: In stop state of EMDMAC (EMDTEN<TRNS>="0"), this register shows the descriptor address to be fetched.

Note 2: The value of this register read during the EMDMAC transmission (EMDTEN<TRNS>="1") may not match the actual operation.



20.3.28 EMCCR (EtherMAC Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	TPC	ZPF	PFR	RXF	TXF
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 CER	11 -	10 -	9 MPM	8 –
bit symbol After reset	15 - 0		13 - 0		11 - 0	10 - 0		8 - 0
	-	-	-	CER	-	-	MPM	-
	- 0	- 0	- 0	CER 0	- 0	- 0	MPM	- 0

Bit	Pit Symbol	Tuno	Function
	Bit Symbol	Туре	
31-21		R	Read as zero.
20	TPC	R/W	PAUSE frame transmission
			Sends PAUSE frames even in PAUSE state. Does not send PAUSE frames in PAUSE state.
	755		
19	ZPF	R/W	Zero Time PAUSE frame valid
			Timer value is 0 and PAUSE frame disabled (not controlled) Timer value is 0 and PAUSE frame enabled.
	555		
18	PFR	R/W	PAUSE frame receive
			PAUSE frame is not transferred to the upper module. PAUSE frame is transferred to the upper module.
47	DVE	D///	***
17	RXF	R/W	Receive flow control operation 0: PAUSE frame detection disabled.
			PAOSE frame detection disabled. Receive flow control enabled.
40	TVE	DAA	
16	TXF	R/W	Transmit flow control operation 0: Transmit flow control disabled.
			Transmit flow control enabled. 1: Transmit flow control enabled.
45.40	-	<u> </u>	
15-13		R	Read as zero.
12	CER	R/W	CRC error frame receive operation
			0: Considered as an error
		+	1: Not considered as an error
11-10	-	R	Read as zero.
9	MPM	R/W	Magic packet detection mode
			0: Magic packet detection disabled.
		1	1: Magic packet detection enabled.
8-7	-	R	Read as zero.
6	RPE	R/W	Receive function setting
			0: EtherMAC is disabled for receive after receiving the current frame.
			1: Frame receive function is enabled and transfers to EMDMAC.
5	TPE	R/W	Transmission setting
			0: EtherMAC is disabled for transmit after receiving the current frame.
			1: EMDMAC is enabled for frame transmission request.
4	-	R	Read as zero.
3	ILB	R/W	Loop back mode in EtherMAC (note 3)
			0: EtherMAC is in normal mode
			1: EtherMAC is in loop back mode
2	OLB	R/W	External mode setting (note 3)
			0: Low output
			1: High output
			Controls the output value of EM_ETOMOD.

Page 791 2022/09/30

Bit	Bit Symbol	Туре	Function
1	DPM	R/W	Duplex mode setting (note 3)
			0: EtherMAC is in half-duplex mode
			1: EtherMAC is in full-duplex mode (note 1)
0	PRM	R/W	Promiscuous mode setting (note 2) (note 3)
			0: EtherMAC is in promiscuous mode
			1: EtherMAC is in normal mode

Note 1: Do not set loop back mode in EtherMAC.

Note 2: If <MPM>="1" is set, operation mode is set to normal mode regardless of bit setting.

Note 3: Write to <ILB><OLB><DPM><PR> when EtherMAC is in stop state (<TPE>="0" and <RPE>="0"). Do not write when transmitting or receiving data (<TPE>="1" or <RPE>="1").



20.3.29 EMCRFLR (Long-frame Length Check Value Setting Register)

								i	
	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	-		FLEN	ULMT	-	
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	FLEN_ULMT								
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-12	-	R	Read as zero.
11-0	FLEN_ULMT [11:0]	R/W	Upper limit of frame length (note) Setting check values 0x000 to 0x5EE: 1,518 bytes 0x5EF: 1,519 bytes : 0x7FF: 2,047 bytes 0x800 to 0xFFF: 2,048 bytes Values set to this register are the frame-length check value. If the value exceeds the value, RINT4 error (frame-length error) occurs.

Note: Do not write when EtherMAC is receiving data (EMCCR<RPE>="1").

20. Ethernet controller (EtherMAC)

20.3 Registers TMPM369FDFG/XBG



20.3.30 EMCINTST (EtherMAC Interrupt Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	BRDSRCV	PSRTROV	_	LINKCHNG	MAGICPKT	FCIDTCT
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as zero.
5	BRDSRCV	R/W	Broadcast continuous reception interrupt
			[Read]
			0: No interrupts
			1: Interrupts occur
			[Write]
			0: Invalid
			1: Bit clear
			If broadcast frames are continuously received, this bit is "1".
4	PSRTROV	R/W	PAUSE frame resend retry over interrupt
			[Read]
			0: No interrupts
			1: Interrupts occur
			[Write]
			0: Invalid
			1: Bit clear
			If values exceed the upper limit set to the EMCPULR register when resending PAUSE frames, this bit is "1".
3	-	R	Read as zero.
2	LINKCHNG	R/W	LINK signal change interrupt
			[Read]
			0: No interrupts
			1: Interrupts occur
			[Write]
			0: Invalid
			1: Bit clear
		ļ	If LINK signal of PHY output changes (High to Low or Low to High), this bit is "1".
1	MAGICPKT	R/W	Magic packet reception interrupt
			[Read]
			0: No interrupts
			1: Interrupts occur
			[Write]
			0: Invalid
			1: Bit clear (note)
			Reception of a magic packet sets this bit "1".
0	FCIDTCT	R/W	Fraudulent carrier detection interrupt
			[Read]
			0: No interrupts
			1: Interrupts occur
			[Write]
			0: Invalid
			1: Bit clear
			Detecting a fraudulent carrier on the lines sets this bit "1"

Page 795 2022/09/30

Note: Writing "1" clears <MAGICPKT>, however, the external output signal EM_MAGICP is not cleared.

To clear EM_MAGICP, perform software reset (write EMDCR<SWR>="1") or hardware reset.



20.3.31 EMCINTEN (EtherMAC Interrupt Enable Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	BRDSRCV	PSRTROV	_	LINKCHNG	MAGICPKT	FCIDTCT
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	_	R	Read as zero.
5	BRDSRCV	R/W	Broadcast frame continuous reception interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
4	PSRTROV	R/W	PAUSE frame resent retry over interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
3	_	R	Read as zero.
2	LINKCHNG	R/W	LINK signal change interrupt
			0: Interrupt disabled.
			1: Interrupt enabled. (note)
1	MAGICPKT	R/W	Magic packet reception interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.
0	FCIDTCT	R/W	Fraudulent carrier detection interrupt
			0: Interrupt disabled.
			1: Interrupt enabled.

Note: After release software reset (Write EMDCR<SWR> "1") or hardware reset, set EMCINTST<LINKCHNG> "1" and clear the interrupt status before enabling the <LINKCHNG>.

20.3.32 EMCMIICR (MII Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	_	_	MDI	MDO	MMD	MDC
After reset	0	0	0	0	Undefined	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as zero.
3	MDI	R/W	MII control data in (initial value is indefinite) Read as input data from PHY.
2	MDO	R/W	MII control data out Specifies write data to PHY
1	MMD	R/W	MII control mode setting 0: Read (read PHY) 1: Write (write PHY)
0	MDC	R/W	MII management clock Sets output setting of clock signal (EM_MDC) of MII control frames.

Note: Refer to 20.4.5.2 for how to use this register.



20.3.33 EMCPHYST (PHY Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	LINK
After reset	0	0	0	0	0	0	0	Undefined

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as zero.
0	LINK	R	LINK status This bit shows the LINK signal from PHY (initial value is not indefinite). For details, refer to PHY specification notes which is to be connected.

Page 799 2022/09/30

20.3.34 EMCICR (IPG Counter Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-			IPG		
After reset	0	0	0	1	0	1	0	0

Bit	Bit Symbol	Туре	Function
31-5	-	R	Read as zero.
4-0	IPG[4:0]	R/W	Setting IPG value 0_0000 to 0_0110: 10 cycles 0_0111: 11 cycles 0_1000: 12 cycles : 1_0011: 23 cycles 1_0100: 24cycles (initial value) : 1_1111: 35 cycles Sets IPG values on cycle-to-cycle basis (based on EM TXCLK of MII)

Note: Write in stop state of EtherMAC transmit / receive operation (EMCCR<TPE>="0" or EMCCR<RPE>="0"). Do not write during transmit / receive operation.



20.3.35 EMCAPR (Auto PAUSE Parameter Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-		APA	USE			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				APA	USE			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	A zero is read.
15-0	APAUSE[15:0]	R/W	Automatic PAUSE frame time parameter value To perform automatic PAUSE frame transmission, the setting values of this register are used as time parameter of PAUSE frames (1 bit indicates 512-bit time.)

Page 801 2022/09/30

20.3.36 EMCMPR (Manual PAUSE Parameter Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	_
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MPA	USE			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		-		MPA	USE			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as zero.
15-0	MPAUSE[15:0]	W	Manual PAUSE frame time parameter value.
			To send manual PAUSE frames, the setting values of this register are used as time parameter of PAUSE frame (1 bit indicates 512 bit time).
			Read value is indefinite.



20.3.37 EMCRPCR (Receive PAUSE Frame Counter Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 –
bit symbol After reset				12 - 0	11 - 0	10 - 0	9 - 0	8 - 0
	-	-	-	-	-	-	-	-
	- 0	- 0	- 0	- 0 4	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-8	-	R	A zero is read.
7-0	RPAUSE[7:0]	R	The number of PAUSE frame reception.
			Indicates the number of receiving PAUSE frames.
			This register is cleared after reading.

Page 803 2022/09/30

20.3.38 EMCPULR (The Number of PAUSE Frame Resend Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				TXP/	AUSE			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				TXP/	AUSE			-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as zero.
15-0	TXPAUSE [15:0]	R/W	Upper limit of the number of resending PAUSE frames. 0x0000: Frequency of resend is unlimited. (note 1) 0x0001: One-time resend : 0xFFFF: Resend 65535 times. Sets the upper limit of autonomous PAUSE frame resending. Refer to 20.4.8 for detailed information about operation.

Note 1: To use this register with unlimited condition for the frequency of resend, do not set "0" to time parameter of the EMCAPR. Note 2: Do not write when EtherMAC is sending data (EMCCR<TPE>="1").



20.3.39 EMCPCR (The Number of PAUSE Frame Resend Counter Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				TPA	USE			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				TPA	USE		-	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	A zero is read.
15-0	TPAUSE[15:0]	R	The number of PAUSE frame resend.
			This register shows the frequency of PAUSE frame resend. This register is cleared after reading.

Page 805 2022/09/30

20.3.40 EMCBRR (The Number of Broadcast Frame Receive Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-		В	CF			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				В	CF			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	A zero is read.
15-0	BCF[15:0]	R/W	The number of continuous reception of Broadcast frames.
			0x0000: No limitation with the number of reception.
			0x0001: 1 frame reception
			:
			0xFFFF: 65535 frame reception
			DA (Destination Address) receives frames of broadcast address up to the setting value.
			If it receives more than the setting value, subsequent broadcast frames are discarded.



20.3.41 EMCMAHR (MAC Upper Address Register)

	31	30	29	28	27	26	25	24			
bit symbol		MACADRH									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol				MACA	ADRH						
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				MAC	ADRH						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol				MACA	ADRH		-				
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-0	MACADRH	R/W	MAC address (high 32 bits)
	[31:0]		Sets the universal MAC address of EtherMAC.
			Set high 32 bits to this register and low 16 bits to the EMCMALR.

Note: Write in transmit / receive stop state of EtherMAC (EMCCR<TPE>="0" and <EMCCR<RPE>="0"). Do not write in operation state.

Page 807 2022/09/30

20.3.42 EMCMALR (MAC Low Address Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MAC	ADRL			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				MAC	ADRL			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	A zero is read.
15-0	MACADRL	R/W	MAC address (low 16 bits)
	[15:0]		Sets the universal MAC address of EtherMAC
			Set the high 32 bits to the EMCMAHR and low 16 bits to this register.

Note: Write in transmit / receive stop state of EtherMAC (EMCCR<TPE>="0" and EMCCR<RPE>="0"). Do not write in operating state.



20.3.43 EMCTRER (Transmission Retry Error Counter Register)

	31	30	29	28	27	26	25	24			
bit symbol		TINT1CNT									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol				TINT	1CNT						
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				TINT	1CNT						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol				TINT	1CNT						
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-0	TINT1CNT	R/W	Transmission time out (TINT1) counter
	[31:0]		[Read]
			The number of transmission time out (TINT1) occurrence.
			[Write]
			This register is cleared to zero.
			This register counts up to "0xFFFF_FFFF" and stops after that.
			If continuous counting is required, write to the register to clear it to zero.

Page 809 2022/09/30

20.3.44 EMCTCDR (Delay Collision Detection Transmit Counter Register)

	31	30	29	28	27	26	25	24			
bit symbol		TINT2CNT									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol				TINT	2CNT						
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				TINT	2CNT						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol				TINT	2CNT		-	-			
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-0	TINT2CNT	R/W	Counter to detect delay collision during frame transmission (TINT2)
	[31:0]		[Read]
			The number of delay collision detection occurred during frame transmission (TINT2)
			[Write]
			This register is cleared to zero.
			This register counts up to "0xFFFF_FFFF" and stops counting after that.
			If continuous counting is required, write to the register to clear it to zero.



20.3.45 EMCTCLR (Carrier Dissipation Transmit Counter Register)

	31	30	29	28	27	26	25	24	
bit symbol	TINT3CNT								
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	TINT3CNT								
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	TINT3CNT								
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	TINT3CNT								
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-0	TINT3CNT	R/W	Counter to detect carrier dissipation during frame transmission (TINT3).
	[31:0]		[Read]
			The number of carrier dissipation occurred during frame transmission (TINT3).
			[Write]
			This register is cleared to zero.
			This register counts up to "0xFFFF_FFFF" and stops counting after that.
			If continuous counting is required, write to the register to clear it to zero.

Page 811 2022/09/30

20.3.46 EMCTNDR (Carrier-not-detected Transmit Counter Register)

	31	30	29	28	27	26	25	24	
bit symbol	TINT4CNT								
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	TINT4CNT								
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	TINT4CNT								
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	TINT4CNT								
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-0	TINT4CNT	R/W	Carrier-not-detected Counter (TINT4)
	[31:0]		[Read]
			The number of carrier-not-detected occurrence (TINT4).
			[Write]
			This register is cleared to zero.
			This register counts up to "0xFFFF_FFFF" and stops counting after that.
			If continuous counting is required, write to the register to clear it to zero.



20.3.47 EMCRCER (CRC Error Receive Counter Register)

	31	30	29	28	27	26	25	24			
bit symbol		RINT1CNT									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol				RINT	1CNT						
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				RINT	1CNT						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol				RINT	1CNT						
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-0	RINT1CNT	R/W	CRC error receive (RINT1) counter
	[31:0]		[Read]
			The number of CRC error reception occurrence (RINT1)
			[Write]
			This register is cleared to zero.
			This register counts up to "0xFFFF_FFFF" and stops counting after that. If continuous counting is required, write to the register to clear it to zero.

Page 813 2022/09/30

20.3 Registers TMPM369FDFG/XBG

20.3.48 EMCRFER (Frame Receive Error Counter Register)

	31	30	29	28	27	26	25	24			
bit symbol		RINT2CNT									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol		RINT2CNT									
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol				RINT	2CNT						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol		RINT2CNT									
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-0	RINT2CNT	R/W	Frame reception error (RINT2) counter
	[31:0]		[Read]
			The number of frame receive error occurrence (RINT2)
			[Write]
			This register is cleared to zero.
			This register counts up to "0xFFFF_FFFF" and stops counting after that. If continuous counting is required, write to the register to clear it to zero.



20.3.49 EMCRLSR (Frame-length Short Receive Counter Register)

	31	30	29	28	27	26	25	24			
bit symbol		RINT3CNT									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol		-		RINT	3CNT		-				
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol		-		RINT	3CNT						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol		RINT3CNT									
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-0	RINT3CNT	R/W	Frame-length short receive (RINT3) counter
	[31:0]		[Read]
			The number of frame-length short receive occurrence (RINT3).
			[Write]
			This register is cleared to zero.
			Counts the number of errors of frame length (less than 64 bytes).
			This register counts up to "0xFFFF_FFFF" and stops counting after that. If continuous counting is required, write to the register to clear it to zero.

Page 815 2022/09/30

20.3 Registers TMPM369FDFG/XBG

20.3.50 EMCRLOR (Frame-length Over Receive Counter Register)

	31	30	29	28	27	26	25	24		
bit symbol		RINT4CNT								
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol				RINT	4CNT					
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol				RINT	4CNT					
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		RINT4CNT								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-0	RINT4CNT	R/W	Frame-length over receive (RINT4) counter
	[31:0]		[Read]
			The number of frame-length over receive (RINT4) occurrence.
			[Write]
			Zero clears the register.
			Counts the number of frame length errors (more than the setting value of EMCRFLR).
			This register counts up to "0xFFFF_FFFF" and stops counting after that. If continuous counting is required, write to the register to clear it to zero.



20.3.51 EMCRRFR (Residual Bit Frame Receive Counter Register)

	31	30	29	28	27	26	25	24			
bit symbol		RINT5CNT									
After reset	0	0	0	0	0	0	0	0			
	23	22	21	20	19	18	17	16			
bit symbol				RINT	5CNT						
After reset	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8			
bit symbol		-		RINT	5CNT						
After reset	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
bit symbol				RINT	5CNT						
After reset	0	0	0	0	0	0	0	0			

Bit	Bit Symbol	Туре	Function
31-0	RINT5CNT	R/W	Residual bit frame receive (RINT5) counter.
	[31:0]		[Read]
			The number of residual bit frame receive (RINT5) occurrence.
			[Write]
			This register is cleared to zero.
			Counts the number of frame length errors (receive frame-length is not whole-number multiple advocate).
			This register counts up to "0xFFFF_FFFF" and stops counting after that. If continuous counting is required, write to the register to clear it to zero.

Page 817 2022/09/30

20.3 Registers TMPM369FDFG/XBG

20.3.52 EMCRMFR (Multicast Frame Receive Counter Register)

	31	30	29	28	27	26	25	24		
bit symbol		RINT8CNT								
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol				RINT	8CNT					
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol			-	RINT	8CNT					
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		RINT8CNT								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-0	RINT8CNT	R/W	Multicast frame receive (RINT8) counter
	[31:0]		[Read]
			The number of multicast frame receive occurrence (RINT8).
			[Write]
			Zero clear the register.
			This register counts up to "0xFFFF_FFFF" and stops after that. If continuous counting is required, write to the register to clear it to zero.



20.4 Operation Description

Figure 20-2 shows the image which shows the controlling EtherMAC and EMDMAC and flow of the frame data.

To transmit or receive a frame by EtherMAC and EMDMAC, it is necessary to set descriptor and buffer. After this, EtherMAC transmits the frame which is made from a data in the transmit buffer or stores the received frame data to receive buffer.




Figure 20-2 Flow of Control and Frame data

Page 819 2022/09/30

20.4.1 Descriptor Ring and data buffer

When using this Ether function to transmit or receive data, at first, the transmit and receive descriptor ring and transmit and receive buffer corresponded to descriptor ring are made in the memory.




Figure 20-3 descriptor and Buffer (The Image of Data Transfer)

The relation between the descriptor and EMDMAC transmit / receive is shown follows.

1. When transmission

- · Fetch transmit descriptor
- · Gets information of transmit buffer address and the number of bytes
- · Data transmit from the transmit buffer to the transmit FIFO
- (Transmits the data from the transmit FIFO to EtherMAC)

2. When reception

- · Fetch receive descriptor
- · Gets information of receive buffer address and the length of the buffer
- (Stores the data from EtherMAC to the reception FIFO)
- · Transfers the data from the receive FIFO to the receive buffer

There is no limitation for the number of descriptor, but it is recommended to set several descriptors.

EMDMAC uses from the first descriptor and it uses the first descriptor again after the last descriptor is used.

The beginning address of descriptor is specified by EMDTDPR and EMDRDPR. The last descriptor is specified by the last bit (TD0<TDL> and RD0<RDL>) of the descriptor ring in the descriptor. The boundary of the descriptor is specified by EMDCR<DR>.

The number of reception descriptor has no limitation for the ring configuration. When the number of reception descriptor is one, the reception descriptor is exhausted if one frame is received (Refer to 20.4.2.2.)



20.4.1.1 Transmit descriptor

Figure 20-4 shows the relation between the transmit descriptor and the transmit buffer and the format of the transmit descriptor.

- Note 1: It is necessary to set 32 bytes boundary for <TBA> when specifying the length of transmit buffer <TBL> = 1 to 16 bytes.
- Note 2: Do not set "0" to <TBL> (the length of transmit buffer).
- Note 3: Set the beginning address of the transmit descriptor (EMDTDPR register) to the address boundary that matches the descriptor length specified by EMDCR<DL>.




Figure 20-4 Relation between the Transmit descriptor and Transmit Buffer

(1) Transmit descriptor 0 (TD0)

TD0 shows the status of the transmit descriptor and the transmit frame.

Page 821 2022/09/30

	31	30	29	28	27	26	25	24
bit symbol	TACT	TDL	TI	FP	TFE	TWBI	TI	FS
	23	22	21	20	19	18	17	16
bit symbol		TFS						
	15	14	13	12	11	10	9	8
bit symbol				TI	FS			
	7	6	5	4	3	2	1	0
bit symbol	TFS							

Bit	Bit Symbol	Write Back	Function
31	TACT	Yes	State of transmit descriptor
			0 : invalid
			1 : valid
			Shows the state of the descriptor.
			After transfer the transmit data to the transmit buffer, set <tact> "1" by the software.</tact>
			When completing to transfer the transmit frame or occurring the transmit abort, EMDMAC clears <tact> "0". It is possible to confirm either the complication of transfer or occurring the transmit abort by reading written back <tfs>.</tfs></tact>
30	TDL	-	The final state of transmit descriptor ring
			0 : Not end of the ring
			1: End of the ring
			EMDMAC fetches the next transmit descriptor by using <tdl> after transfer the data in the transmit buffer. After all, the indication of <tdl> makes the transmit descriptor the ring structure.</tdl></tdl>
			When <tdl> is "0", EMDMAC refer to the next address because the descriptor is not the end of the transmit descriptor ring.</tdl>
			When <tdl> is "1". EMDMAC refer to the beginning of the descriptor which is specified by EMDTDPR because the descriptor is the end of the transmit descriptor ring.</tdl>
29-28	TFP[1:0]	-	Position in transmit frame
			11 : The contents in the transmit buffer correspond as all of the one frame
			except above : inhibition
			Indicates that the content in the descriptor have all of the one frame
27	TFE	Yes	State of the transmit frame error
			0 : No error in transmitting
			1 : Occurs the error in transmitting (refer to <tfs> for the kind of error)</tfs>
			This bit is set when EMDMAC writes back.
			When <tfe> is "1", <tfs> has the error. (note 1) (note 2)</tfs></tfe>
26	TWBI	-	Specify the interrupt of write back complication
			0 : Invalid
			1 : Occurs the interrupt
			The interrupt of write back complication is enabled by setting EMDTIMER register. If <twbi> is "1", the interrupt is occurred after write back complication.</twbi>
25-0	TFS[25:0]	Yes	Transmit frame status
			TFS[25:9] : Reserved
			TFS[8] : Detects the transmit abort or transmit underflow (correspond EMDINTST <tabt> <tfe>)</tfe></tabt>
			TFS[7:4]: Reserved
			TFS[3] : Not detect carrier (correspond EMDINST <tint4>)</tint4>
			TFS[2] : Detects the disappeared carrier in transmitting (correspond EMDINST <tint3>)</tint3>
			TFS[1] : Detects the late collision in transmitting (correspond EMDINST <tint2>)</tint2>
			TFS[0] : Detects the transmit time-out (correspond EMDINST <tint1>)</tint1>
			Indicates the error status in transmitting the frame. When the corresponding bit is "1", each error is occurred. (note 1) (note 2)

Note 1: It is possible to mask the setting <TFE> by <TFS[3:0]> by setting EMDERR register. It can not be mask the setting <TFE> by <TFS[3:0]> when <TFS[8]> is set by <TFS[3:0]>.

Note 2: When <TFS[8]> is "1", <TFE> must be set "1".



(2) Transmit descriptor 1 (TD1)

TD1 shows the length of the transmit buffer.

	31	30	29	28	27	26	25	24
bit symbol				TI	BL	_	_	
	23	22	21	20	19	18	17	16
bit symbol		TBL						
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	-

Bit	Bit Symbol	Write Back	Function			
31-16	TBL[15:0]	-	The length of the transmit buffer (note)			
			<tbl> shows the length of the transmit buffer.</tbl>			
15-0	-	-	Write 0x0000.			

Note: <TBL> should not be set 0x0000.

(3) Transmit descriptor 2 (TD2)

TD2 shows the beginning address of the transmit buffer.

	31	30	29	28	27	26	25	24
bit symbol				TI	BA			
	23	22	21	20	19	18	17	16
bit symbol		TBA						
	15	14	13	12	11	10	9	8
bit symbol				TI	BA			
	7	6	5	4	3	2	1	0
bit symbol		ТВА						

Bit	Bit Symbol	Write Back	Function
31-0	TBA[31:0]	-	The beginning address of the transmit buffer

Note: It is necessary to set 32 bytes boundary for <TBA> when specifying the length of transmit buffer <TBL> = 1 to 16 bytes.

20.4 Operation Description TMPM369FDFG/XBG

20.4.1.2 Receive Descriptor

Figure 20-5 shows the relation between the receive descriptor and the receive buffer.

- Note 1: It is necessary to set 32 bytes boundary for <TBA>.
- Note 2: Do not set "0" to <RBL> (the length of receive buffer).
- Note 3: Set the beginning address of the receive descriptor (EMDRPDR register) to the address boundary that matches the descriptor length specified by EMDCR<DL>.




Figure 20-5 Relation between the Receive Descriptor and the Receive Buffer



(1) Receive descriptor 0 (RD0)

RD0 shows the status of the receive descriptor and the receive frame.

	31	30	29	28	27	26	25	24	
bit symbol	RACT	RDL	R	FP	RFE		RFS		
	23	22	21	20	19	18	17	16	
bit symbol		RFS							
	15	14	13	12	11	10	9	8	
bit symbol				R	FS				
	7	6	5	4	3	2	1	0	
bit symbol		RFS							

		Write	
Bit	Bit Symbol	Back	Function
31	RACT	Yes	State of receive descriptor
			0 : Invalid
			1 : Valid
			Shows the state of the descriptor.
			Before receive the frame, set <ract> "1" by the software.</ract>
			The received frame is stored to the receive buffer specified by RD2 <rba>. When all frame is completed to transfer or the receive buffer is full, <ract> is cleared by EMDMAC.</ract></rba>
30	RDL	-	The final state of receive descriptor ring
			0 : Not end of the ring
			1: End of the ring
			EMDMAC fetches the next transmit descriptor by using <rdl> after transfer the data in the receive buffer. After all, the indication of <rdl> makes the receive descriptor the ring structure.</rdl></rdl>
			When <rdl> is "0", EMDMAC refer to the next address because the descriptor is not the end of the receive descriptor ring.</rdl>
			When <rdl> is "1". EMDMAC refer to the beginning of the descriptor which is specified by EMDRDPR because the descriptor is the end of the transmit descriptor ring.</rdl>
29-28	RFP[1:0]	-	Position in receive frame
			00 : The contents in the receive buffer correspond as the middle of the frame
			01 : The contents in the receive buffer correspond as the ending of the frame
			10 : The contents in the receive buffer correspond as the beginning of the frame
			11 : The contents in the receive buffer correspond as all of the one frame
			<rfp> is written back by EMDMAC after complication of transferring the receive buffer.</rfp>
27	RFE	Yes	State of the receive frame error
			0 : No error in receiving
			1 : Occurs the error in receiving (refer to <rfs> for the kind of error)</rfs>
			This bit is set when EMDMAC writes back.
			When <rfe> is "1", <rfs> has the error. (note 1) (note 2)</rfs></rfe>
26-0	RFS[26:0]	Yes	Receive frame status
			RFS[26:10]: Reserved
			RFS[9] : Detect the receive overflow (correspond EMDINTST <rfe>)</rfe>
			RFS[8] : Detect the receive abort (correspond EMDINTST <rabt>)</rabt>
			RFS[7] : Detect the multicast frame (correspond EMDINTST <rint8>)</rint8>
			RFS[6:5] : Reserved
			RFS[4] : Detect the residual bit error (correspond EMDINTST <rint5>)</rint5>
			RFS[3]: Detect the long length of frame error (correspond EMDINST <rint4>)</rint4>
			RFS[2]: Detect the short length of frame error (correspond EMDINST <rint3>)</rint3>
			RFS[1]: Detect the receive frame error (correspond EMDINST <rint2>)</rint2>
			RFS[0]: Detect the CRC error (correspond EMDINST <rint1>)</rint1>
			Indicates the error status in receiving the frame. When the corresponding bit is "1", each error is occurred. (note 1) (note 2)
			When <rfs[9]> is "1", The frame which is stopped in the middle of receiving is written back in the receive buffer.</rfs[9]>

Page 825 2022/09/30

Note 1: It is possible to mask the setting <RFE> by <TFS[7:0]> by setting EMDERR register. It can not be mask the setting <RFE> by <RFS[7:0]> when <RFS[8]> is set by <RFS[7:0]>.

Note 2: When $\RFS[9]$ or $\RFS[8]$ is "1", \RFE must be set "1".



(2) Receive descriptor 1 (RD1)

RD1 specifies the length of the receive buffer (max. 64K bytes).

	31	30	29	28	27	26	25	24
bit symbol				R	BL			
	23	22	21	20	19	18	17	16
bit symbol		RBL						
	15	14	13	12	11	10	9	8
bit symbol				R	FL	_	-	
	7	6	5	4	3	2	1	0
bit symbol		RFL						

Bit	Bit Symbol	Write Back	Function				
31-16	RBL[15:0]	-	The length of the receive buffer (note) <rbl> shows the length of the receive buffer.</rbl>				
15-0	DEL[45.0]	Yes	ne length of the receive frame				
13-0	RFL[15:0]	162	<rfl> shows the length (the number of bytes) of the receive frame stored in the receive buffer.</rfl>				
			At this time, The number of bytes which is specified by EMDRPDR for the padding is not included.				
			<rfl> is written back in the descriptor (<rfp[0]>="1") which has the end of the frame.</rfp[0]></rfl>				

Note 1: <RBL> should not be set 0x0000.

Note 2: The length of the receive buffer is specified every 32 bytes.

(3) Receive descriptor 2 (RD2)

RD2 shows the beginning address of the receive buffer.

	31	30	29	28	27	26	25	24
bit symbol				RI	BA			
	23	22	21	20	19	18	17	16
bit symbol		RBA						
	15	14	13	12	11	10	9	8
bit symbol				RI	BA		-	
	7	6	5	4	3	2	1	0
bit symbol		RBA						

Bit	Bit Symbol	Write Back	Function
31-0	RBA[31:0]	-	The beginning address of the receive buffer

Note: It is necessary to set 32 bytes boundary for <RBA>.

Page 827 2022/09/30

20.4 Operation Description TMPM369FDFG/XBG

20.4.2 EMDMAC Operation

EMDMAC is accessed to the descriptor and the buffer by DMA transfer in the unit of long word. The DMA transfer size and the access condition which are gotten in one bus transfer are shown below.

• Fetch the descriptor (Initial value : 16 bytes)	16 bytes
Write back the transmit descriptor	4 bytes
Write back the receive descriptor	8 bytes
• Transfer in the buffer (The number of the remained data : 17 to 32 bytes)	32 bytes
• Transfer in the buffer (The number of the remained data : 9 to 16 bytes)	16 bytes
• Transfer in the buffer (The number of the remained data : 5 to 8 bytes)	8 bytes
• Transfer in the buffer (The number of the remained data : 1 to 4 bytes)	4 bytes

During transferring DMA, DMAERR signal which is equal or more than 1 system clock width is input, the address accessed at this time is stored in the EMDEADR (DMA error address display register) and EMDINTST<BER> is set to "1" and the interrupt is occurred.

If restarting, EMDMAC must be reset by the system reset or software reset.



20.4.2.1 EMDMAC transmission

EMDMAC is started transmission when EMDTEN<TRNS> is set to "1".

EMDMAC fetches the next descriptor (Nth) which is the one ((N-1)th) fetched before. (In the initial state, the beginning of the transmit descriptor which is specified by EMDTDPR)

At this time, EMDMAC is operated depend on the fetched transmit descriptor shown as below.

<tact></tact>	Operation
"0"	EMDTEN <trns> is cleared to "0". the transmission is completed without doing.</trns>
"1"	EMDMAC reads the data in the transmit buffer and write the transmit FIFO by the address of the transmit buffer and the number of bytes which are indicated by <tba> and <tbl>.</tbl></tba>
	When the transfer is completed (Normal or abort), <tact> is written back "0" and the transmit frame status is written back in the corresponding descriptor to the EtherMAC. EMD-MAC fetches the next descriptor ((N+1)th).</tact>

After starting the transfer by <TACT>="1", EMDMAC is operated depend on the value of the next fetched <TACT> shown as below.

<tact></tact>	Operation
"0"	EMDTEN <trns> is cleared to "0", the frame transmit complication interrupt is occurred and EMDINTST<fct> is set to "1" and EMDMAC stops the transmission simultaneously.</fct></trns>
"1"	EMDMAC makes DMA transfer, writes back and fetches the next descriptor during the <tact> of the fetched descriptor is "1".</tact>
	It it possible that the frame set in the several descriptor is transfer continuously.

And EMDMAC starts the operation of EtherMAC when the data in transmit buffer matches with the any condition shown below while operation above.

- When the number of stored data in the transmit FIFO is more than the threshold which is specified by EMDTGTR
- · When the data is stored for one frame
- · When the transmit FIFO is full

After this, EMDMAC transfers the data stored in the transmit FIFO synchronously with the transmit enable signal from EtherMAC. The transmit operation completes when input the transmit complication signal or the abort signal from EtherMAC.

The above frame transmit operations are normal cases. It is possible to occur the error case shown below.

- Transmit abort
- · Transmit FIFO underflow
- Transmit retry

The operations in each error case are described below.

(1) In case of transmit abort

The data transfer from the transmit FIFO to EtherMAC is stopped when the transmit abort from EtherMAC is received during frame transmission. After this, <TACT> is written back "0" and <TFS [8]> ia written back "1" in the corresponded descriptor.

In the case of transmit abort, after this, the operation is same as the normal operation. But, when <TACT> is detected "0" and the transmit operation is stopped, EMDINTST<FTC> is set "1" and EMDINTST<TABT> is set "1" simultaneously. The transmit abort interrupt is occurred.

Page 829 2022/09/30

20.4 Operation Description

(2) In the case of transmit FIFO under flow

The three condition which EMDMAC starts EtherMAC operation by are described. These are necessary to prevent the transmit FIFO under flow. But, when the transmit FIFO underflow is occurred because EMDMAC can not get the bus mastership, the transmit FIFO underflow error interrupt is occurred with setting EMDINTST<TFE> "1".

The frame which has an underflow is transmitted to EtherMAC. After the transmit is completed. <TACT> is written back "0" and MTFS[8] is written back "1" in the corresponded descriptor.

After this, the operation is same as the normal operation. But, when <TACT> is detected "0" and the transmit operation is stopped, EMDINTST<FTC> is set "1" and EMDINTST<TABT> is set "1" simultaneously. The transmit abort interrupt is occurred.

(3) In the case of transmit retry

EMDMAC do the transmit retry when it gets the retry request from EtherMAC after the last byte of the transmit frame is completed to transmit to EtherMAC. EMDMAC fetches the beginning transmit descriptor of the frame and transmits the data from the transmit buffer.

20.4.2.2 EMDMAC reception

EMDMAC is started reception when EMDREN<RCV> is set to "1".

EMDMAC fetches the next descriptor (Nth) which is the one ((N-1)th) fetched before. (In the initial state, the beginning of the receive descriptor which is specified by EMDRDPR)

At this time, EMDMAC is operated depend on the fetched receive descriptor shown as below.

Note 1: The receive operation of EMDMAC is depend on EMDRRCR<RNR> and <RP>. The receive operation when <RNR> is "0" and <RP> is "1" (Frame continuous receive) is described below.

Note 2: Refer to "20.7.2 Notice for EMDMAC".

<ract></ract>	Operation
"0"	EMDREN <rcv> is cleared to "0" and the receive operation is stopped by setting EM-DINTST<rde> "1" and informing the receive descriptor exhausted interrupt.</rde></rcv>
	Refer to "(4) The exhausted receive descriptor error" for more detail.
	EMDMAC waits receiving the data.
	EMDMAC starts to transfer the data from receive FIFO to receive buffer when the data more than 32 bytes or the last bytes data is stored in the receive FIFO.
	The operation is different by the length of receive buffer and receive frame.
	When the length of receive frame ≤ the length of receive buffer
"1"	<ract> is written back "0" and <rfp> is written back "11" when the last bytes of the frame is completed to transfer. At this time, EMDINTST<frc> is set "1" and the frame receive completion interrupt is occurred.</frc></rfp></ract>
	When the length of receive frame > the length of receive buffer
	<ract> is written back "0" and <rfp> is written back "10" in the receive descriptor when the receive buffer is full.</rfp></ract>
	In the both case, EMDMAC fetches the next descriptor ((N+1)th).

After starting the transfer by $\langle RACT \rangle = "1"$, EMDMAC is operated depend on the value of the next fetched $((N+1)th) \langle RACT \rangle$ shown as below.



<ract></ract>	Operation
"0"	EMDTEN <rvc> is cleared to "0", the receive descriptor exhausted interrupt is occurred and EMDINTST<rde> is set to "1" and EMDMAC stops the reception simultaneously.</rde></rvc>
	For detail, refer "(4) The exhausted receive descriptor error" for more detail.
	EMDMAC waits receiving the data.
	After starting to transfer the data, the operation is different by the length of receive buffer and receive frame (the remain length of receive frame in case of receiving the Nth receive descriptor).
	When the length of receive frame (the remain length of receive frame) ≤ the length of receive buffer
"1"	After completion of the transferring the last bytes, <ract> is written back "0" and <rfp> is written back "11" (In case of the remain length of receive frame, <rfp> is written back "01"). At this time, EMDINTST<frc> is set "1" and the frame receive completion interrupt is occurred.</frc></rfp></rfp></ract>
	When the length of receive frame (the remain length of receive frame) > the length of receive buffer
	<ract> is written back "0" and <rfp> is written back "10" in the receive descriptor when the receive buffer is full.</rfp></ract>
	In the both case, EMDMAC fetches the next descriptor ((N+2)th). By this operation, EMD-MAC transfers the receive frame to the continuous several receive descriptor until detecting <ract>="0".</ract>

The above frame transmit operations are normal cases. It is possible to occur the error case shown below.

- · Receive abort
- Receive FIFO overflow
- · Flow control
- · The exhausted receive descriptor error

The operations in each error case are described below.

(1) In case of receive abort

The data transfer from EtherMAC to the receive FIFO is stopped when the receive abort from EtherMAC is received during frame reception. The data stored in the receive FIFO at this time is transferred to the receive buffer. <RACT> is written back "0" and <RFS[8]> is written back "1" in the receive descriptor.

At this time, EMDINTST<FRC> and EMDINTST<RABT> are set "1" and the receive abort interrupt is occurred.

When the number of the receive frame data stored in the receive buffer is less than 16 bytes and the receive abort is occurred by EtherMAC, EMDMAC erases the corresponded frame.

(2) In the case of receive FIFO overflow

When EMDMAC can not get the bus mastership and the receive FIFO is full, the overflow is occurred because the next received data can not be stored in the receive FIFO. At this time, the transfer to the receive FIFO is stopped, EMDINTST<RFE> is set "1" and the receive FIFO overflow error interrupt is occurred simultaneously.

After the byte just before overflow is occurred is completed to transfer, <RACT> is written back "0" and <RFS[9]> is written back "1" in the receive descriptor. At same time, EMDINTST <FRC> and EMDINTST<RFE> are set "1", the receive FIFO overflow interrupt is occurred.

Page 831 2022/09/30

At this time, when the receive FIFO is full, the next frame is canceled even if it is received and EMDMFCR is counted up. After this, the receive buffer is not full because the data in the receive buffer is transferred to the receive buffer and the data is restarted to receive the first byte of the received frame.

Because of the limitation the number of the frame control, the maximum number of the frame stored in the receive FIFO simultaneously is 16. When the first data of the 17th frame is received during the 16 frame are stored in the receive FIFO EMDINTST<RFRMER> is set "1" and the number of receive frame overflow is occurred. The received frame which is not stored is erased, EMDMFCR is counted up.

After the data is transfer from receive FIFO to the receive buffer, when the number of the space in the receive FIFO is equal or more than one, the first byte is restarted to receive the first byte of the received frame.

(3) In the case of flow control

EMDMAC has the busy function to inform the state of the receive FIFO to the EtherMAC. It is possible to send the busy state in proportion to the number of the data stored in the receive FIFO specified by EMDRBTR.

The flow control is supported by sending the busy state to EtherMAC before the receive FIFO is made overflow.

If the number of the data in the receive FIFO is 32 bytes equal or less than the number of the data before busy state or the number of the frame is one equal or less than the number of the frame before busy state, the busy state is released.

(4) The exhausted receive descriptor error

EMDMAC fetches the next receive descriptor ((N+1) th) for the next received frame ((M+1) th) after completion to transfer the data of the received frame (M th) to the receive buffer specified by the descriptor (N th).

If <RACT> is "0" in the descriptor fetched ((N+1) th), the exhausted receive descriptor is occurred. EMDINTST<RDE> is set "1" and the exhausted receive descriptor interrupt is occurred.

In case of EMDRRCR="0x01" (<RNR> is "0" and <RR> is "1"), EMDREN<RCV> is cleared "0" and the receive disposition is stopped.

However, the interrupt request is cleared by software and the receive descriptor is set correctly because the data is received from EtherMAC and stored in the receive FIFO continuously.

It is possible to receive the frame continuously by setting the valid receive descriptor before the receive FIFO is overflowed without lacking the data.

20.4.3 EtherMAC operation

20.4.3.1 EtherMAC transmission operation

The transmission function of EtherMAC are shown as follows. These function assembles the transmit data from EtherMAC to the frame format. The frame data is transferred to PHY via MII interface. In case of finish to transmit the frame, the transmission function of EtherMAC informs the completion of the transmission to EMDMAC.



Name of function	Operation
Transmission frame data bunding	In IEEE802.3 standard, the minimum length of frame is 64 bytes (including 4 bytes of CRC). If the length of the frame transmitted from EMDMAC is less than 60 bytes, the frame is bundding with 0x00 data for the short length of the frame because the length of the frame which is add with CRC is less than 64 bytes.
CRC generation and adds to frame	EtherMAC generates CRC of the data unit and adds it to an end of transmit frame.
Frame generation	EtherMAC adds a preamble (7 bytes), SFD (1 byte) and then sends the data and CRC to the MMI interface.
Resend the data when collision is occurred	In IEEE802.3 standard, the 512-bit data from the start of the preamble transmission is called the collision windows.
(15 times (max.))	In this windows, if EtherMAC detects collision (assert EM_COL signal), tries to send data up to fifteen times after the backoff time.
Pause frame generation	Refer to "20.4.8 Flow Control"

The transmission error is occurred by the condition of the line. If transmission error is occurred, Ether-MAC informs the transmit abort and the factor of error (TINT1 to 4) to EMDMA.

After the transmission error is occurred, EtherMAC waits the request of the next frame transmission. If the request of the next frame transmission from EMDMAC is sent, the transmission is started.

The factor of occurring an each error and the operation are described below.

The factor of error	Operation
	Transmission time out
TINT1	When the collision is detected during the frame transmission, EtherMAC retries to send data after backoff time.
	This error is occurred when the collision is detected in 15 times retry.
	Detecting late collision in transmitting the frame
TINT2	If the late collision described in IEEE802.3 standard is occurred, this error is occurred.
	The late collision is occurred after the 512-bit collision windows from starting the transmission.
	Vanishes the carrier during transmitting the frame
TINT3	This error is occurred when the carrier is vanished during transmitting the frame (EM_CRS is negated).
	Not detect carrier
TINT4	This error is occurred when the carrier is not detected during transmitting the preamble (EM_CRS is not asserted).

20.4.3.2 EtherMAC reception operation

The reception function of EtherMAC are shown as follows. These function analyzes the receive frame via MII interface. In case of detecting the no errors, the reception function of EtherMAC sends the data and informs the completion of the reception to EMDMAC.

Name of function	Operation
	Checks for the preamble and SFD in the received frame.
	The preamble and SFD are the fixed pattern shown as below.
Header check for receive frame format	Preamble : 1010_1010 x 7 bytes
name format	SFD : 1010_1011 x 1 byte
	The frame which is not shown as above is erased.
Check for received CRC	Checks for the CRC in the data and the length of data.
and the length of re- ceived frame	If error is detected, the factor of error (RINT1, 3 and 4) is informed.
T	Checks DA of the frame.
Transfer frame memory	If it is for own-address, multicast or broadcast, the frame transfer to memory.
Monitoring Magic Packets Refer to "20.4.6 Magic Packet Detection".	
Pause frame analysis Refer to "20.4.8 Flow Control".	

The reception error is occurred by the condition of the line. If reception error is occurred, EtherMAC informs the receive abort and the factor of error (RINT1 to 4) to EMDMA.

RINT5 is the factor which indicates the residual bit error, however it is the normal receive factor in case of not CRC error frame. RINT8 is normal receive factor and the completion of the reception is occurred when the destination address is the multicast.

After the above error is occurred, EtherMAC waits the next frame. It receives the frame continuously if it receives the next frame.

The factor of occurring an each error and the operation are described below.

The factor of error	Operation
RINT1	CRC error Checks FCS in the received frame and CRC error is occurred if there is a error.
	Checks FCS in the received frame and CRC error is occurred if there is a error.
	Receive frame error
RINT2	If RC_ER signal in MII interface is asserted during receiving the frame, receive frame error is occurred. For the factor which is asserted by RX_ER signal, refer to the PHY's data sheet connected with MII interface.
	Short length of frame error
RINT3	If the length of the received frame is less than 64 bytes, short length of frame error is occurred.
	Long length of frame error
RINT4	If the length of the received frame is more than the length set in EMCRFLR, long length of frame error is occurred. The data which is more than the length in EMCRFLR is erased by EtherMAC, they are not transferred to high layer.
	Residual bit error
RINT5	If the length of received frame is not integer number in octet, residual bit error is occurred. If this error is occurred, the last one to four octet data are not transferred to high layer.
	Multicast frame receive
RINT5	If the destination address is multicast, multicast frame receive is occurred. If only other error is not occurred, this error is occurred just after completion of receiving.

20.4.4 MII Frame Timing

Each MII frame timings are as follow.






Figure 20-6 MII FRame Transmit Timing (normal transmission)




Figure 20-7 MII Frame Transmit Timing (when collision occurred)




Figure 20-8 MII Frame Receive Timing (normal reception)




Figure 20-9 MII Frame Receive Timing (when a CRC error occurred and EM_RXDV is negated)




Figure 20-10 MII FRame Receive Timing (when receive error occurred and EM_RXER is asserted)






Figure 20-11 MII Frame Receive Timing (when a receive error and a short-frame error occurred)




Figure 20-12 MII Frame Receive Timing (when a receive error and a long-frame error occurred)

20.4 Operation Description TMPM369FDFG/XBG

20.4.5 How to access the PHY

The data access to the MII register in the PHY is performed through the PHY-unit Interface Register (PIR) in TMPM369FDFG, as a serial interface according to IEEE802.3u-compliant MII frame format.

20.4.5.1 MII Control Frame Format

Figure 20-13 shows MII control frame format. To access the MII register, you need to program a control frame according to a procedure shown in 20.4.5.2.

PRE	ST	OP	PHYADR	REGADR	TA	DATA
(32bit)	(2bit)	(2bit)	(5bit)	(5bit)	(2bit)	(16bit)

Figure 20-13 MII Control Frame Format

Bit	Bit Symbol	Function			
63-32	PRE[31:0]	Preamble			
		Write 0xffff_ffff (all bit "1"). (Output)			
31-30	ST[1:0]	Start of Frame			
		01 : (Fixed value)			
		This indicates the begin of frame. (Output)			
29-28	OP[1:0]	Read Operation Code			
		01 : When writing (In case of writing data to PHY)			
		10 : When reading (In case of reading data from PHY)			
		This indicates the access request to PHY. (Output)			
27-23	PHYADR[4:0]	PHY address			
		This indicates the PHY address. (Output) If the PHY address is "1", set "0_0001".			
22-18	REGADR[4:0]	Register address			
		This indicates the internal register number. (Output) If the register address is "1", set "0_0001".			
17-16	TA[1:0]	Turn Around			
		It indicates time to switch transfer source of MDIO signal on the MII interface. The setting is different between reading and writing.			
		[Read] ZZ : (Input; performing a bus release)			
		[Write] 10 : (Output)			
15-0	DATA[15:0]	Data			
		The specified data is transferred. The transfer data is input or output from or to MSB.			
		[Read] reading data (Input, performing a bus release)			
		[Write] waiting data (Output)			



20.4.5.2 How to access the PHY register

MII control frame by EMCMIICR is shown below. MII control frame is made from MDC signal (EM_MDC) which is always output from TMPM369FDFG/XBG and MDIO signal (EM_MDIO) of data input / output.

EM_MDIO has three state, "High Output", "Low Output" and "Input (Hi-Z)". EM_MDC makes the clock signal by controlling "High Output" and "Low Output" at every one cycle. It is necessary that the period of changing EM_MDC is equal or more than 200ns.




Figure 20-14 EM_MDC signal

(1) How to write




Figure 20-15 MII Control Frame Timing (When writing)

20.4 Operation Description TMPM369FDFG/XBG

Example:

Note: It is necessary that the period of changing EM_MDC is equal or more than 200ns. In the below example, It is omitted.

```
EMCMIICR[3:0] = 0000;
                                     // Initial state : IDLE
EMCMIICR[3:0] = 0111;
                                     // Write access start (Rising of EM_MDC)
/*----*/ Below 2 lines repeat 32 times -----*/
\mathsf{EMCMIICR}[3:0] = 0110;
                                     // PRE start (Rising EM_MDC)
EMCMIICR[3:0] = 0111;
                                   */
EMCMIICR[3:0] = 0010;
                                     // ST start
EMCMIICR[3:0] = 0011;
EMCMIICR[3:0] = 0110;
EMCMIICR[3:0] = 0111;
EMCMIICR[3:0] = 0010;
                                     // OP start (Write)
EMCMIICR[3:0] = 0011;
EMCMIICR[3:0] = 0110;
EMCMIICR[3:0] = 0111;
/*-----*/
EMCMIICR[3:0] = 0A10;
                                     // PHYADR start (A)
                                     // Output from MSB(bit4)
EMCMIICR[3:0] = 0A11;
                                 ----*/
/*----*/
EMCMIICR[3:0] = 0R10;
                                     // REGADR start (R)
EMCMIICR[3:0] = 0R11;
                                     // Output from MSB(bit4)
                                     ----*/
EMCMIICR[3:0] = 0110;
                                     // TA start
\mathsf{EMCMIICR}[3:0] = 0111;
EMCMIICR[3:0] = 0010;
EMCMIICR[3:0] = 0011;
/*------*/
EMCMIICR[3:0] = 0D10;
                                     // DATA write start (D)
EMCMIICR[3:0] = 0D11;
                                     // Output from MSB(bit15)
EMCMIICR[3:0] = 0000;
                                     // IDLE (Release Bus)
EMCMIICR[3:0] = 0001;
EMCMIICR[3:0] = 0000;
EMCMIICR[3:0] = 0001;
EMCMIICR[3:0] = 0000;
\mathsf{EMCMIICR}[3:0] = 0001;
EMCMIICR[3:0] = 0000;
                                     // End write access
```

(2) How to read




Figure 20-16 MII Control Frame Timing (When reading)

Page 841 2022/09/30

20.4 Operation Description TMPM369FDFG/XBG

Example

Note: It is necessary that the period of changing EM_MDC is equal or more than 200ns. In the below example, It is omitted.

```
EMCMIICR[3:0] = 0000;
                                     // Initial state IDLE
EMCMIICR[3:0] = 0111;
                                     // Read access start (Rising EM_MDC)
/*----*/ Below 2 lines repeat 32 times -----*/
\mathsf{EMCMIICR}[3:0] = 0110;
                                     // PRE start (Rising EM_MDC)
EMCMIICR[3:0] = 0111; //
                                   ----*/
EMCMIICR[3:0] = 0010;
                                     // ST start
EMCMIICR[3:0] = 0011;
EMCMIICR[3:0] = 0110;
EMCMIICR[3:0] = 0111;
EMCMIICR[3:0] = 0110;
                                     // OP start (Read)
EMCMIICR[3:0] = 0111;
EMCMIICR[3:0] = 0010;
EMCMIICR[3:0] = 0011;
/*-----*/
EMCMIICR[3:0] = 0A10;
                                     // PHYADR start (A)
                                     // Output MSB(bit4)
EMCMIICR[3:0] = 0A11;
                                  */
/*----*/
EMCMIICR[3:0] = 0R10;
                                     // REGADR start (R)
                                     // Output MSB(bit4)
EMCMIICR[3:0] = 0R11;
                                      ----*/
EMCMIICR[3:0] = 0000;
                                     // TA start (Release Bus)
\mathsf{EMCMIICR}[3:0] = 0001;
EMCMIICR[3:0] = 0000;
EMCMIICR[3:0] = 0001;
/*----*/
\mathsf{EMCMIICR}[3:0] = 0000;
                                     // DATA read start (D)
data = EMCMIICR[3];
                                     // Bit3 indicates bit15 of data
EMCMIICR[3:0] = 0001;
EMCMIICR[3:0] = 0000;
                                     // IDLE
EMCMIICR[3:0] = 0001;
\mathsf{EMCMIICR}[3:0] = 0000;
EMCMIICR[3:0] = 0001;
\mathsf{EMCMIICR}[3:0] = 0000;
EMCMIICR[3:0] = 0001;
EMCMIICR[3:0] = 0000;
                                     // End read access
```



20.4.6 Magic Packet Detection

This EtherMAC has a function to detect a Magic Packet. This function operates by setting EMCCR<MPM>. If Magic Packet is detected, EM_MAGICP signal for WOL (Wake On LAN) and EMCINTST is set. Each detection function is described below.

20.4.6.1 Informed by EM_MAGICP

EM_MAGICP output from EtherMAC is asserted synchronously with the rising edge of receive clock from PHY. It is possible for WOL (Wake On LAN) to inform the detection of MAGIC Packet to external circuit. EM_MAGICP signal is negated by the software reset to EMDMAC (set EMDCR<SWR> "1") or hardware reset.

20.4.6.2 Informed by EMCINTST

It is possible for information as an interrupt to software to set EMCINTST. The factor is cleared by setting EMCINTST<MAGICPKT> "1".

But, when EM_MAGICP is asserted, EMCINTST is not set even if the MAGIC PACKET is received. The software reset or hardware reset is needed as same as 20.4.6.1.

Page 843 2022/09/30

20.4 Operation Description TMPM369FDFG/XBG

20.4.7 Low power consumption modes and EtherMAC

TMPM369FDFG/XBG have IDLE, STOP1 and STOP2. For each low power consumption mode, refer to Low Power Consumption Modes in "Clock / Mode control" section. In this section, the notice of using EtherMAC and EMDMAC in each power consumption modes is described.

20.4.7.1 IDLE mode

In IDLE mode, CPU is stopped. It is possible that EtherMAC and EMDMAC operate continuously because the clock is provided to EtherMAC and EMDMAC. Before entering low power consumption modes, it is possible for using WOL function with MAGIC PACKET by setting the register and the pin. (For more detail, refer to 20.4.6.)

20.4.7.2 STOP1 mode

In STOP1 mode, all internal circuit is stopped including the internal oscillator. WOL function can not be used by MAGIC PACKET because the clock is provided to EtherMAC and EMDMAC.

Note: Before entering STOP1 mode, confirm that EtherMAC and EMDMAC are stopped (Confirm that EMDREN<RCV> is "0" and EMDTEN<TRNS> is "0") by software.

20.4.7.3 STOP2 mode

In STOP2, internal power supply is cut adding STOP1. The clock and power supply are provided to Ether-MAC and EMDMAC.

Note:Before entering STOP1 mode, confirm that EtherMAC and EMDMAC are stopped (Confirm that EMDREN<RCV> is "0" and EMDTEN<TRNS> is "0") by software.



20.4.8 Flow Control

This EtherMAC has two flow control, full duplex mode and half duplex mode.

20.4.8.1 IEEE802.3x Standard Flow Control

This EtherMAC supports IEEE802.3x standard flow control as a full duplex mode. The Pause frame used for flow control is two method shown below. These two method are used at same time.

(1) Auto Pause frame transfer

EMDMAC asserts busy signal depended on EMDRBTR setting. EtherMAC sends automatically Pause frame by this signal. The timer value in the pause frame is used the value of parameter setting register (Refer to EMCAPR).

(2) Manual Pause frame transfer

It is possible to send the pause frame by software. The pause frame is send by setting the timer value to EMCMPR. By this method, the pause frame is send once.

(3) Pause timer value

It is possible to set control enable / disable for the frame which has "0" in timer value.

(a) Transmit operation

If control is enable, when timer value is not passed, The busy signal of EMDMAC is negated and the pause frame which has "0" in timer value. If control is disable, the next frame is not send until timer value is passed.

(b) Receive operation

If control is enable, even if time shown in the timer is "0", it is set to receive wait counter (Release receive wait). If control is disable, the pause frame is erased when time shown in the timer is "0".

(4) Receive Pause frame

When pause frame is received, the next frame transfer is waited until the time shown in the timer is passed. The sending frame is continuously send. The number of pause frame reception is counted (Refer to EMCRPCR).

20.4.8.2 Back pressure flow control

The flow control in the half duplex mode supports back pressure flow control. In this method, if the receive FIFO run short when the frame is received, the pseudo collision is occurred (the collision frame is send) and the frame receiving is prevented. The DA is not referred.

Page 845 2022/09/30

20.5 Example of connection to PHY

Figure 20-17 shows the example of connection to LAN8710 (SMSC).




Figure 20-17 Example of connection ti LAN8710

Figure 20-18 shows the example of connection to BCM5221 (BROADCOM).




Figure 20-18 Example of connection to BCM5221



Page 847 2022/09/30


20.6 Example of software TMPM369FDFG/XBG

20.6 Example of software

The software procedure is shown in this section.




20.6.1 Initialization for EMDMAC and EtherMAC




Page 849 2022/09/30


20.6.2 Example of EMDMAC transmission





20.6.3 Example of EMDMAC reception





Page 851 2022/09/30

20.7 Notice for using TMPM369FDFG/XBG

20.7 Notice for using

20.7.1 Notice for EtherMAC

After releasing software reset or hardware reset, EMCINTEN<LINKCHNG> should be set "1" before enabling EMCINTST<LINKCHNG> interrupt.

20.7.2 Notice for EMDMAC

EMDREN<RVC> is not cleared "0" every one frame receiving when EMDRRCR is "0x01" (EMDRCR<RNR> is "0" and <RR> is "1").

This mode is received the frame continuously. In this mode, it is necessary to set EMDREN<RCV> "1" by software in the initialization and restarting after exhausting receive descriptor.

In this operation mode, we do not consider that EMDREN<RVC> is set "1" by software during EMDREN<RCV> is "1". (We consider that the setting EMDREN<RVC> by hardware and software is not competed.)

EMDREN should be controlled by the software followed with "20.4.2.2 EMDMAC reception". Refer to "20.6.3 Example of EMDMAC reception",too.



21. Remote control signal preprocessor(RMC)

21.1 Basic operation

Remote control signal preprocessor (hereafter referred to as RMC) receives a remote control signal of which carrier is removed.

21.1.1 Reception of Remote Control Signal

- · A sampling clock can be selected from either low frequency clock (32.768kHz) or Timer output.
- · Noise canceling time can be adjusted.
- · Leader detection
- · Batch reception up to 72bit of data

21.2 Block Diagram

Figure 21-1 shows the block diagram of RMC.




Figure 21-1 Block diagram of RMC

Page 853 2022/09/30

21.3 Registers

21.3.1 Register List

Addresses and names of RMC control registers are shown below.

Base Address = 0x400E_7000

Register		Address(Base+)
Enable Register	RMCEN	0x0000
Receive Enable Register	RMCREN	0x0004
Receive Data Buffer Register 1	RMCRBUF1	0x0008
Receive Data Buffer Register 2	RMCRBUF2	0x000C
Receive Data Buffer Register 3	RMCRBUF3	0x0010
Receive Control Register 1	RMCRCR1	0x0014
Receive Control Register 2	RMCRCR2	0x0018
Receive Control Register 3	RMCRCR3	0x001C
Receive Control Register 4	RMCRCR4	0x0020
Receive Status Register	RMCRSTAT	0x0024
Receive End bit Number Register 1	RMCEND1	0x0028
Receive End bit Number Register 2	RMCEND2	0x002C
Receive End bit Number Register 3	RMCEND3	0x0030
Source Clock selection Register	RMCFSSEL	0x0034



21.3.2 RMCEN(Enable Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	RMCEN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-2	-	R	Read as 0.
1	-	R/W	Write as "1".
0	RMCEN	R/W	Controls RMC operation.
			0: Disabled
			1: Enabled
			To allow RMC to function, enable the RMCEN bit first.
			If the operation is disabled, all the clocks for RMC except for the enable register are stopped, and it
			can reduce power consumption.
			If RMC is enabled and then disabled, the settings in each register remain intact.

Page 855 2022/09/30

21.3.3 RMCREN(Receive Enable Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	RMCREN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as 0.
0	RMCREN	R/W	Reception
			0: Disabled
			1: Enabled
			Controls reception of RMC.
			Setting this bit to "1" enables reception.

Note: Enable the <RMCREN> bit after setting the RMCRCR1, RMCRCR2, and RMCRCR3.



21.3.4 RMCRBUF1(Receive Data Buffer Register 1)

	31	30	29	28	27	26	25	24		
bit symbol		RMCRBUF(Received data 31 to 24 bit)								
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol			RN	ACRBUF(Receive	ed data 23 to 16	bit)				
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol			R	MCRBUF(Receiv	ed data 15 to 8b	oit)				
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol			R	MCRBUF(Receiv	ed data 7 to 0 b	it)				
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-0	RMCRBUF[31:0]	R	Received data (31 to 0 bit)
			Reads 4 bytes of received data. (31 to 0 bit)

21.3.5 RMCRBUF2(Receive Data Buffer Register 2)

	31	30	29	28	27	26	25	24	
bit symbol	RMCRBUF(Received data 63 to 54 bit)								
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol			RN	CRBUF(Receive	ed data 55 to 48	bit)			
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol			RN	CRBUF(Receive	ed data 47 to 40	bit)			
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol			RN	CRBUF(Receive	ed data 39 to 32	bit)			
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-0	RMCRBUF[63:32]	R	Received data (63 to 32 bit)
			Reads 4 bytes of received data. (63 to 32 bit)

Page 857 2022/09/30

21.3.6 RMCRBUF3(Receive Data Buffer Register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
hit aymah al								
bit symbol	-	-	-	-	-	-	-	-
After reset	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0
	- 0 7			0 4	0 3	0 2	0 1	0 0
	0 7	0	0 5	4	Ů	2	0 1	ů

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7-0	RMCRBUF[71:64]	R	Received data (71 to 64 bit).
			Reads 1 byte of received data. (71 to 64 bit).

Note: The received bit is stored in the data buffer register in MSB-first order, and the last received bit is stored in the LSB (bit 0). If the remote control signal is received in the LSB first algorithm, the received data is stored in reverse sequence.



21.3.7 RMCRCR1(Receive Control Register 1)

	31	30	29	28	27	26	25	24		
bit symbol		RMCLCMAX								
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol				RMCL	CMIN					
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol				RMCL	LMAX					
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol				RMCI	LMIN					
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-24	RMCLCMAX[7:0]	R/W	Specifies a maximum cycle of leader detection.
			Calculating formula of the maximum cycle: <rmclcmax> × 4/fs [s].</rmclcmax>
23-16	RMCLCMIN[7:0]	R/W	Specifies a minimum cycle of leader detection.
			Calculating formula of the minimum cycle: <rmclcmin> × 4/fs [s].</rmclcmin>
15-8	RMCLLMAX[7:0]	R/W	Specifies a maximum low width of leader detection.
			Calculating formula of the maximum low width: <rmcllmax> × 4/fs [s]</rmcllmax>
7-0	RMCLLMIN[7:0]	R/W	Specifies a minimum low width of leader detection.
			Calculating formula for the minimum low width: <rmcllmin> × 4/fs [s]</rmcllmin>
			When RMCRCR2 <rmcld> = 1, a value of the low-pulse width is less than the specified value,</rmcld>
			it is defined as data bit.

Note: When you configure the register, you must follow the rule shown below.

Leader	Rules
Low width + High width	<pre><rmclcmax[7:0]> > <rmclcmin[7:0]> <rmcllmax[7:0]> > <rmcllmin[7:0]> <rmclcmin[7:0]> > <rmcllmax[7:0]></rmcllmax[7:0]></rmclcmin[7:0]></rmcllmin[7:0]></rmcllmax[7:0]></rmclcmin[7:0]></rmclcmax[7:0]></pre>
Only high width	<pre><rmclcmax[7:0]> > <rmclcmin[7:0]> <rmcllmax[7:0]> = 0x00 <rmcllmin[7:0]> = don't care</rmcllmin[7:0]></rmcllmax[7:0]></rmclcmin[7:0]></rmclcmax[7:0]></pre>
No Leader	<pre><rmclcmax[7:0]> = 0x00 <rmclcmin[7:0]> = don't care <rmcllmax[7:0]> = don't care <rmcllmin[[7:0]> = don't care</rmcllmin[[7:0]></rmcllmax[7:0]></rmclcmin[7:0]></rmclcmax[7:0]></pre>

21.3.8 RMCRCR2(Receive Control Register 2)

	31	30	29	28	27	26	25	24	
bit symbol	RMCLIEN	RMCEDIEN	-	-	-	-	RMCLD	RMCPHM	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol				RM	CLL				
After reset	1	1	1	1	1	1	1	1	
	7	6	5	4	3	2	1	0	
bit symbol				RMC	DMAX		-		
After reset	1	1	1	1	1	1	1	1 1	

Bit	Bit Symbol	Туре	Function
31	RMCLIEN	R/W	Leader detection interrupt
			0: Not generated
			1: Generated
30	RMCEDIEN	R/W	Remote control input falling edge interrupt
			0: Not generated
			1: Generated
29-26	_	R	Read as 0.
25	RMCLD	R/W	Receiving remote control signal with or without leader
			0: Disabled
			1: Enabled
24	RMCPHM	R/W	Receiving a remote control signal by a phase modulation
			0: Not receiving a remote control signal by a phase modulation. (receive by a cycle modulation)
			1: Receive remote control signal by a fixed-frequency pulse modulation.
			To receive a fixed-frequency remote control signal by a pulse modulation, set this bit to "1".
23-16	_	R	Read as 0.
15-8	RMCLL[7:0]	R/W	Excess low width that triggers reception completion and interrupt generation.
			0000_0000 to 1111_1110: Reception completion and interrupt generation at <rmcll> × 1/fs [s].</rmcll>
			1111_1111: not to use as the trigger
7-0	RMCDMAX[7:0]	R/W	Maximum data bit cycle that triggers reception completion and interrupt generation.
			0000_0000 to 1111_1110: Reception completion and interrupt generation at <rmcdmax> × 1/fs [s].</rmcdmax>
			1111_1111: not to use as the trigger



21.3.9 RMCRCR3(Receive Control Register 3)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-				RMCDATH				
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	-		RMCDATL						
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function			
31-15	-	R	Read as 0.			
14-8	RMCDATH[6:0]	R/W	Larger threshold to determine a signal pattern in a phase method			
			Calculating formula of the threshold: <rmcdath> × 1/fs [s]</rmcdath>			
			Specifies a larger threshold (within a range of 1.5T and 2T) to determine a pattern of remote control signal			
			in a phase method. If the measured cycle exceeds the threshold, the bit is determined as "10". If not, the bit			
			is determined as "01".			
7	-	R	Read as 0.			
6-0	RMCDATL[6:0]	R/W	Threshold to determine 0 or 1 smaller threshold to determine a signal pattern in a phase method.			
			Calculating formula of the threshold: <rmcdatl> × 1/fs [s]</rmcdatl>			
			Specifies two kinds of thresholds: a threshold to determine whether a data bit is 0 or 1; a smaller threshold (within a range of 1T and 1.5T) to determine a pattern of remote control signal in a phase method.			
			As for the determination of data bit, if the measured cycle exceeds the threshold, the bit is determined as "1".			
			If not, the bit is determined as "0". Calculating formula of the threshold: <rmcdatl> × 1/fs [s].</rmcdatl>			
			As for the determination of a remote control signal pattern in a phase method, if the measured cycle exceeds			
			the threshold, the bit is determined as "01". If not, the bit is determined as "00".			

Note:If the <RMCPHM> bit of the Receive Control Register 2 is "0", <RMCDATH[6:0]> are not enabled. The bits are enabled when <RMCPHM> is "1".

Page 861 2022/09/30

21.3.10 RMCRCR4(Receive Control Register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RMCPO	-	-	-		RMCNC		
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as 0.
7	RMCPO	R/W	Remote control input signal
			0: Not reversed
			1: Reversed
6-4	-	R	Read as 0.
3-0	RMCNC[3:0]	R/W	Specifies noise cancellation time.
			0000: No cancellation
			0001 to 1111: cancellation
			Calculating formula of noise cancellation time: <rmcnc> × 1/fs [s]</rmcnc>



21.3.11 RMCRSTAT(Receive Status Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	RMCRLIF	RMCLOIF	RMCDMAXIF	RMCEDIF	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	RMCRLDR	RMCRNUM						
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as 0.
15	RMCRLIF	R	Interrupt source flag
			0: No leader detection interrupt generated.
			1: Leader detection interrupt generated.
14	RMCLOIF	R	Interrupt source flag
			0: No low width detection interrupt generated.
			1: Low width detection interrupt generated.
13	RMCDMAXIF	R	Interrupt source flag
			0: No maximum data bit cycle interrupt generated.
			1: Maximum data bit cycle interrupt generated.
12	RMCEDIF	R	Interrupt source flag
			0: No falling edge interrupt generated.
			1: Falling edge interrupt generated.
11-8	_	R	Read as 0.
7	RMCRLDR	R	Leader detection.
			0: Disable leader detection.
			1: Enable leader detection.
6-0	RMCRNUM[6:0]	R	The number of received data bit
			000_0000:no data bit (only with leader)
			000_0001 to 100_1000: 1 to 72bit
			100_1001 to 111_1111: 73bit and more
			Indicates the number of bits received as remote control signal data. The number cannot be monitored
			during reception. On completion of reception, the number is stored.

Note 1: This register is updated every time an interrupt is generated. Writing to this register is ignored.

Note 2: RMC keeps receiving 73 bit or more data unless reception is completed by detecting the maximum data bit cycle or the excess low width. In this case, the received data in the data buffer may not be ensured.

Page 863 2022/09/30

21.3.12 RMCEND1(Receive End bit Number Register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14 -	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset						10 - 0	9 - 0	- 0
	-	-	-	-	-	-	-	-
	-	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function			
31-7	-	R	Read as 0.			
6-0	RMCEND1[6:0]	R/W	Specifies that the number of receive data bit			
			000_0000 : No specifically the receive data bit			
			000_0001 to 100_1000 : Specifies that the number of receive data bit(1 to 72bit)			
			100_1001 to 111_1111 : Don't set the value			

21.3.13 RMCEND2(Receive End bit Number Register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	•	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	1	RMCEND2						
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function	
31-7	-	R	Read as 0.	
6-0	RMCEND2[6:0]	R/W	Specifies that the number of receive data bit 100_0000 : No specifically the receive data bit	
			000_0001 to 100_1000 : Specifies that the number of receive data bit(1 to 72bit) 100_1001 to 111_1111 : Don't set the value	



21.3.14 RMCEND3(Receive End bit Number Register 3)

	24	20	00	00	0.7	00	٥٢	0.4
	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-		RMCEND3					
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as 0.
6-0	RMCEND3[6:0]	R/W	Specifies the number of receive data bit 000_0000 : No specifically the receive data bit 000_0001 to 100_1000 : Specifies that the number of receive data bit(1 to 72bit) 100_1001 to 111_1111 : Don't set the value

Note 1: As specified to RMCEND1, RMCEND2 and RMCEND3, it is able to set three kinds of the receive data bit. Note 2: To use the RMCEND1, RMCEND2 and RMCEND3 is in combination with the maximum data bit cycle.

Page 865 2022/09/30

21.3.15 RMCFSSEL(Source Clock selection Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	RMCCLK
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as 0.
0	RMCCLK	R/W	Specifies that Sampling clock of RMC function
			0 : Low frequency Clock (32.768kHz)
			1 : Timer output(TB1OUT)
			For the Sampling of RMC function, It is able to set the Low Frequency Clock (32.768kHz) or Timer output (TB1OUT).
			The Setting range of Timer output by TB1OUT is from 30 to 34kHz.

Note:To Change the sampling clock by using the RMCFSSEL, disable the RMC operation first by using the RMCEN<RMCEN>. Then, enable it again, and set the RMCFSSEL before setting other RMC registers.



21.4 Operation Description

21.4.1 Reception of Remote Control Signal

21.4.1.1 Sampling clock

A remote control signal is sampled by using low-speed 32.768kHz clock (fs).

21.4.1.2 Basic operation

RMC set RMCRSTAT<RMCRLDR> bit when a leader is detected.

At this time, if you set the RMCRCR2<RMCLIEN> bit, leader detection will generate a leader detection interrupt. When a leader detection interrupt occurs, RMCRSTAT<RMCRLIF> bit is set.

After the leader detecting, each data bit is determined as "0" or "1" in sequence. The results are stored in RMCRBUF1, RMCRBUF2 and RMCRBUF3 registers up to 72 bits. By setting RMCRCR2< RMCE-DIEN> bit, a remote control signal input falling edge interrupt can be generated in each falling edge of data bit. When a remote control signal input falling edge interrupt is generated, RMCRSTAT< RMCEDIF > bit is set.

Data reception stops when the maximum data bit cycle is detected and low-width matches the setting value, and then, an interrupt occurs. If <RMCEND1>, <RMCEND2> and <RMCEND3> of the register RMCxEND1, RMCxEND2 and RMCEND3 have been configured, data reception stops and an interrupt occurs only in the case that the number of bits received before maximum data bit cycle is detected. The condition of RMC can be checked by reading the remote control receive status register.

To check the status of RMC if reception is completed, read the remote control receive status register.

On completion of reception, RMC is waiting for the next leader.

By setting RMC to receive a signal without a leader, RMC recognizes the received as data and starts reception without detecting a leader.

If the next data reception is completed before reading the preceding received data, the preceding data is overwritten by the next one.




Figure 21-2 Data reception completed by detecting the max data bit cycle

Page 867 2022/09/30

21.4.1.3 Preparation

Before starting receiving process, configure how to receive remote control signal using the Remote Control Signal Receive Control Registers (RMCRCR1, RMCRCR2 and RMCRCR3, RMCRCR4).

(1) Settings of Noise Cancelling Time

Configure noise cancelling time with the RMCRCR4 <RMCNC[3:0]> bit.

Noise canceling is applied to remote control signals sampled by the sampling clock.

RMC monitors a sampled remote control signal in each rising edge of a sampling clock. If "High" is monitored, RMC recognizes that the signal was changed to "Low" after monitoring cycles of "Low"s specified in <RMCNC>. If "Low" is monitored, RMC recognizes that the signal was changed to "High" after monitoring cycles of "High" specified in <RMCNC>.

The following figure shows how RMC operates according to the noise cancel setting of $\langle RMCNC\ [3:0] \rangle = "0011"$ (3 cycles). Subsequent to noise cancellation, the signal is changed from "High" to "Low" upon monitoring 3 cycles of "Low", and the signal is changed from "Low" to "High" upon monitoring 3 cycles of "High".




Figure 21-3 Noise Cancel (In the case of RMCRCR4="0011" (3 Cycles))



(2) Settings of Detecting Leader

Set the leader cycle and a low width of the leader to RMCRCR1 <RMCLLMIN[7:0]> <RMCLLMAX[7:0]> <RMCLCMIN[7:0]> <RMCLCMAX[7:0]> bits. When you configure those above, follow the rule shown below.

Leader	Rules		
Low width + High Width	<pre><rmclcmax[7:0]> > <rmclcmin[7:0]> <rmcllmax[7:0]> > <rmcllmin[7:0]> <rmclcmin[7:0]> > <rmcllmax[7:0]></rmcllmax[7:0]></rmclcmin[7:0]></rmcllmin[7:0]></rmcllmax[7:0]></rmclcmin[7:0]></rmclcmax[7:0]></pre>		
Only high width	<pre><rmclcmax[7:0]> > <rmclcmin[7:0]> <rmcllmax[7:0]> = 0000_0000 <rmcllmin[7:0]> = don't care</rmcllmin[7:0]></rmcllmax[7:0]></rmclcmin[7:0]></rmclcmax[7:0]></pre>		
No leader	<pre><rmclcmax[7:0]> = 0000_0000 <rmclcmin[7:0]> = don't care <rmcllmax[7:0]> = don't care <rmcllmin[7:0]> = don't care</rmcllmin[7:0]></rmcllmax[7:0]></rmclcmin[7:0]></rmclcmax[7:0]></pre>		




Figure 21-4 Leader wave form and the RMCRCR1 register settings

If you want to generate an interrupt when detecting a leader, configure the RMCRCR2 <RMCLIEN> bit.

A remote control signal without a leader cannot generate a leader detection interrupt.

Page 869 2022/09/30

(3) Setting of 0/1 determination data bit

Based on a falling edge cycle, the data bit of a cycle modulation is determined as 0 or 1.

There are two kinds of determinations:

As for data bit determination of a remote control signal in a phase method, see"21.4.1.8 Receiving a Remote Control Signal in a Phase Method".

1. Determination by threshold.

Configure a threshold value to RMCRCR3<RMCDATL[6:0]> bit which determines data bit as "0" or "1." If the determination value is equal to threshold value or more, it is determined as "1." If the determination value is less than threshold value, it is determined as "0."

2. Determination by falling edge interrupt inputs.

By setting "1" to the RMCRCR2<RMCEDIEN> bit, a remote control signal input falling edge interrupt can be generated in each falling edge of the data bit. Using this interrupt together with a timer enables the determination to be done by software.

The followings shows the determination method of data bit.




Figure 21-5 Determination method of data bit (In case that threshold is 2.5T)



(4) Settings of Reception Completion

To complete data reception, settings of detecting the maximum data bit cycle and excess low width are required. If multiple factors are specified, reception is completed by the factor detected first. Make sure to configure the reception completion settings.

1. Completetion by the maximum data bit cycle

To complete reception by detecting a maximum data bit cycle, you need to configure the RMCRCR2 <RMCDMAX[7:0]> bits.

If the falling edge of the data bit cycle isn't monitored after time specified as threshold in the <RMCDMAX[7:0]> bits, a maximum data bit cycle is detected. The detection completes reception and generates an interrupt. After interrupt inputs generated, RMCRSTAT< RMCDMAXIF > bit is set to "1".

To complete reception by setting the number of receive data is set a RMCEND 1 to 3 register of each <RMCEND1>, <RMCEND2>, <RMCEND3>.In this case when the number of set reception bit agreed with the number of bit which received at the time of the outbreak of MAX on the number of receive data is set a RMCEND 1 to 3 register of each <RMCEND1>, <RMCEND2>, <RMCEND3>, it occurs by an MAX interrupt in data bit period

As specified to RMCEND3 to 1, it is able to set three kinds of the receive data bit.

When it can receive the Maximum Data bit, the number of bit is not match the setting value in <RMCEND1>, <RMCEND2>, <RMCEND3>, it wait for Leader Reception.




Figure 21-6 Completetion by the maximum data bit cycle

Page 871 2022/09/30

21.4 Operation Description TMPM369FDFG/XBG

2. Completetion by detecting low width

To complete reception by detecting the low width, you need to configure the RMCRCR2 <RMCLL[7:0]> bits.

After the falling edge of the data bit is detected, if the signal stays low longer than specified, excess low width is detected. The detection completes reception and generates an interrupt.

After interrupt inputs generated, RMCRSTAT<RMCLOIF> bit is set to "1."




Figure 21-7 Completetion by detecting low width



21.4.1.4 Enabling Reception

By enabling the RMCREN <RMCREN> bit after configuring the RMCRCR1, RMCRCR2, RMCRCR3 and RMCRCR4 registers, RMC is ready for reception. Detecting a leader initiates reception.

Note: Changing the configurations of the RMCRCR1, RMCRCR2, RMCRCR3, RMCRCR4, RMCEND1, RMCEND2 or RMCEND3 registers during reception may harm their proper operation. Be careful if you change them during reception.

21.4.1.5 Stopping Reception

RMC stops reception by clearing the RMCREN <RMCREN> bit to "0" (reception disabled).

Clearing this bit during reception stops reception immediately and the received data is discarded.

21.4.1.6 Receiving Remote Control Signal without Leader in Waiting Leader

Setting RMCRCR2 <RMCLD> enables RMC to receive signals with or without a leader.

By setting RMCRCR2 <RMCLD>, RMC starts receiving data if it recognizes a signal of which low width is shorter than a maximum low width of leader detection specified in the RMCRCR1 <RMCLLMAX [7:0]> bits. RMC keeps receiving data until the final data bit is received.

If RMCRCR2 <RMCLD> is enabled, the same settings of error detection, reception completion and data bit determination of 0 or 1 are applied regardless of whether a signal has a leader or not.

Thus receivable remote control signals are limited.

Waiting for leader Leader waveform RMC starts receiving data by receiving a signal which is less than the minimum low pulse width. Maximum data bit cycle is detected if a signal stays low shorter than specified and longer than a maximum data bit cycle. Minimum low width <RMCLLMIN[7:0]> Maximum data bit cycle <RMCDMAX[7:0]>

Figure 21-8 Receiving Remote ControlRCR2<RMCLD>="1")

Page 873 2022/09/30

21.4.1.7 A Leader only with Low Width

The figure shown below illustrates a remote control signal that starts with a leader of which waveform only has low width.

This signal starts with a leader that only has low width and a data bit cycle starts from the rising edge. To enable the signal, it must be sent after being reversed by setting the RMCRCR4 <RMCPO> bit to "1".

This is because RMC is configured to detect a data bit cycle from the falling edge

To detect a leader, configure only low-pulse width of the leader with the <RMCLLMAX[7:0]> = "0000 0000", <RMCLCMAX[7:0]> > <RMCLCMIN[7:0]>.

In this case, the value of <RMCLLMIN[7:0]> is set as "don't care".

To detect whether data "0" or data "1", configure the threshold of 0/1 detection with the RMCRCR3 <RMCDATL[6:0]>.

The maximum data bit cycle is configured with the <RMCDMAX[7:0]> of the RMCRCR2.

To complete data reception, configure the maximum data bit cycle with <RMCDMAX[7:0]> of the RMCRCR2, and configure the low-pulse width detection with <RMCLL[7:0]>.

After detecting the maximum data bit cycle and confirming the low-pulse with which is specified after receiving the last bit, receiving data is completed.

The RMC generates an interrupt and waits for the next leader.




Figure 21-9 A Leader only with Low Width



21.4.1.8 Receiving a Remote Control Signal in a Phase Method

RMC is capable of receiving a remote control signal in a phase method of which signal cycle is fixed. A signal in the phase method has three waveform patterns (see the figure shown below).

By setting two thresholds a remote control signal pattern is determined. RMC converts the signal into data "0" or "1". On completion of reception, received data "0" and "1" are stored in the RMCRBUF1, RMCRBUF 2 and RMCRBUF3.


By setting RMCRCR2<RMCPHM> = "1", RMC enables to receive a remote control signal in the phase method. Each threshold can be configured with the RMCRCR3 <RMCDATL[6:0]> bits and <RMCDATH[6:0]> bits.

Two thresholds are used to distinguish three waveform patterns. On condition that a cycle between two falling edges is "T", three patterns show cycles of 1T, 1.5T and 2T. Details of the two thresholds are shown below.

	Determined by	Threshold	Register bits to set
Threshold 1	Pattern 1 & pattern 2	1T to 1.5T	RMCRCR3 <rmcdatl[6:0]></rmcdatl[6:0]>
Threshold 2	Pattern 2 & pattern 3	1.5T to 2T	RMCRCR3 <rmcdath[6:0]></rmcdath[6:0]>

To determine a remote control signal in the phase method, three patterns of data waveform and preceding data are required. In addition, the signal needs to start from data "11".

Waveform pattern in phase method



Remote control signal data in phase method




Figure 21-10 Waveform pattern in phase method and the example of data

Page 875 2022/09/30

21.4 Operation Description TMPM369FDFG/XBG




Figure 21-11 The waveform pattern in phase method



22. Analog / Digital Converter (ADC)

22.1 Features

TMPM369FDFG/XBG contain two units of 12-bit sequential-conversion analog/digital converters (ADC) with 16 ana-log input channels.

These 16 analog input channels (AINA0 to AINA3, AINB0 to AINB11) are also used as input/output ports.

There are two operation modes: one is the single unit mode operation, in which each unit operate separately, and the other is the dual unit mode, in which the interleave control circuit (ADCINTLV) generates trigger signals for AD conversion performed by two AD conversion units.

The dual unit mode offers two operation modes: interleave mode and trigger start mode.

Each unit receives trigger signals from ADCINTLV and operates according to the specified conditions.

In the interleave mode, ADCINTLV receives a trigger signal and outputs a trigger signal to the unit A. After the specified time, ADCINTLV outputs a trigger signal to the unit B.

In the trigger start mode, the ADCINTLV outputs a trigger signal to the unit A for the odd number of trigger input, and outputs a trigger signal to the unit B for the even number of trigger input.

This operation enables the result of AD conversion to be returned in half the time that each conversion takes (min. $0.5\mu s$).

A 12-bit AD converter has the features shown below.

· Starting normal AD conversion and top-priority AD conversion

Software activation

Hardware activation with an external trigger input (ADTRGA / ADTRGB)

Activation with a 16-bit timer (dual unit mode only)

· Operation modes of Normal AD conversion

Fixed-channel single conversion mode

Channel scan single conversion mode (single unit mode only)

Fixed-channel repeat conversion mode

Channel scan repeat conversion mode (single unit mode only)

· Operation modes of top-priority AD conversion

Fixed-channel single conversion mode (single unit mode only)

- · Normal AD conversion end interrupt and top-priority AD conversion end interrupt
- · Normal AD conversion function and top-priority AD conversion contain the below status flags.

A flag that indicates AD conversion results are valid and a flag that indicates overwrite.

AD conversion completion flag and AD conversion busy flag.

· AD monitor function

If an arbitrary condition for comparison is satisfied, an interrupt occurs.

- AD conversion clock is controllable from fc to fc/16.
- Stand-by mode is supported.

2.2 Configuration TMPM369FDFG/XBG

22.2 Configuration

Figure 22-1 shown the block diagram of the AD converter.




Figure 22-1 AD Converter Block Diagram




ADC Pin Connection

Single Unit mode 2 (Setting Interleave mode)

Unit A is operated by the trigger signal TRGA of [ADCINTLV].

Unit B is operated by the soft trigger <ADS> <HPADS>.



Single Unit mode 3 (Setting interleave mode)

Unit A is operated by the soft trigger <ADS> <HPADS>.

Unit B is operated by the trigger signal TRGB of [ADCINTLV].




Figure 22-2 AD Converter Block Diagram

Page 879 2022/09/30

Figure 22-3 shows the block diagram of Unit A.




Figure 22-3 Block Diagram of Unit A



22.3 Registers

22.3.1 Register list

The AD converter is controlled by the Mode Setting Registers (ADAMOD0 through ADAMOD6/ADB-MOD0 through ADBMOD6). The results of normal conversion are stored in the conversion result registers (ADAREG00 through ADAREG07/ADBREG00 through ADBREG11). The results of top-priority conversion are stored in the register ADAREGSP/ADBREGSP.

AD monitor function controls the setting value of the conversion result comparison registers (ADACMP0 through ADACMP1/ADBCMP0 through ADBCMP1) according to the setting values in the monitoring interrupt setting register (ADACMPCR0 through ADACMPCR1/ADBCMPCR0 through ADBCMPCR1).

Unit A : Base Address = 0x4005_0000 Unit B : Base Address = 0x4005_1000

Re	Address (Base+)		
Clock Setting Register	ADACLK	ADBCLK	0x0000
Mode Setting Register 0	ADAMOD0	ADBMOD0	0x0004
Mode Setting Register 1	ADAMOD1	ADBMOD1	0x0008
Mode Setting Register 2	ADAMOD2	ADBMOD2	0x000C
Mode Setting Register 3	ADAMOD3	ADBMOD3	0x0010
Mode Setting Register 4	ADAMOD4	ADBMOD4	0x0014
Mode Setting Register 5	ADAMOD5	ADBMOD5	0x0018
Mode Setting Register 6	ADAMOD6	ADBMOD6	0x001C
Reserved	-	-	0x0020
Monitoring Setting Register 0	ADACMPCR0	ADBCMPCR0	0x0024
Monitoring Setting Register 1	ADACMPCR1	ADBCMPCR1	0x0028
AD Conversion Result Compare Register 0	ADACMP0	ADBCMP0	0x002C
AD Conversion Result Compare Register 1	ADACMP1	ADBCMP1	0x0030
AD Conversion Result Register 0	ADAREG00	ADBREG00	0x0034
AD Conversion Result Register 1	ADAREG01	ADBREG01	0x0038
AD Conversion Result Register 2	ADAREG02	ADBREG02	0x003C
AD Conversion Result Register 3	ADAREG03	ADAREG03 ADBREG03	
AD Conversion Result Register 4	ADAREG04	0x0044	
AD Conversion Result Register 5	ADAREG05	ADBREG05	0x0048
AD Conversion Result Register 6	ADAREG06	ADBREG06	0x004C
AD Conversion Result Register 7	ADAREG07	ADBREG07	0x0050
AD Conversion Result Register 8	-	ADBREG08	0x0054
AD Conversion Result Register 9	-	ADBREG09	0x0058
AD Conversion Result Register 10	-	ADBREG10	0x005C
AD Conversion Result Register 11	-	ADBREG11	0x0060
Reserved	-	-	0x0064
Reserved	-	-	0x0068
Reserved	-	-	0x006C
Reserved	-		0x0070
Top-priority Conversion Result Register	ADAREGSP	ADBREGSP	0x0074

Base Address = $0x4005_2000$

Regi	Address (Base+)	
Control Register for Dual Unit Mode 1	ADILVMO1	0x0000
Control Register for Dual Unit Mode 2	ADILVMO2	0x0004
Control Register for Dual Unit Mode 3	ADILVMO3	0x0008

Page 881 2022/09/30

Note: Access to the "Reserved" address is prohibited.



22.3.2 ADACLK/ADBCLK (Clock Setting Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		AD	SH		-	ADCLK		
After reset	0	0	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as zero.
7-4	ADSH[3:0]	R/W	Select the ADC sample hold time. 0000: 10 × <adclk></adclk>
			0001: 20 × <adclk> 0010: 30 × <adclk></adclk></adclk>
			0011: 40 × <adclk> 0100: 80 × <adclk> 0101: 160 × <adclk> 0110: 320 × <adclk></adclk></adclk></adclk></adclk>
3	_	R	0111 to 1111: Reserved Read as zero.
2-0	ADCLK[2:0]	R/W	Select the ADC prescaler output. 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101 to 111: Reserved

- Note 1: Use in the range of 4MHz \leq ADCLK \leq 40MHz. For example, if the settings are fosc = 12MHz and PLL = multiply-by-4, the value is fc = 48MHz. In this case, do not use the condition ADACLK/ADBCLK<ADCLK[2:0]> = "000".
- Note 2: To select the <ADCLK >ADC prescaler output, stop AD conversion and the condition must be as follows: ADA-MOD1/ADBMOD1<DACON>="0".




Figure 22-4 AD Conversion Clock (ADCLK)

The below table shows the conversion time. If you select the shortest conversion time, the conversion clock is 40 clocks.

ADCLK setting	Sample hold time setting	Conversion time (Tconv)			
<adclk[2:0]></adclk[2:0]>	<adsh[3:0]></adsh[3:0]>	fc=16MHz	fc=48MHz	fc=72MHz	fc=80MHz
000 (fc)	0000 (ADCLK × 10)	2.50 µs	-	-	-
	0001 (ADCLK × 20)	3.13 µs	-	-	-
	0010 (ADCLK × 30)	3.75 µs	_	-	_
	0011 (ADCLK × 40)	4.38 µs	-	-	-
	0100 (ADCLK × 80)	6.88 µs	_	_	-
001 (fc/2)	0000 (ADCLK × 10)	5.00 µs	1.67 µs	1.11 µs	1.00 µs
	0001 (ADCLK × 20)	6.25 µs	2.01 µs	1.39 µs	1.25 µs
	0010 (ADCLK × 30)	7.50 µs	2.50 µs	1.67 µs	1.50 µs
	0011 (ADCLK × 40)	8.75 µs	2.92 µs	1.95µs	1.75 µs
	0100 (ADCLK × 80)	_	4.58 µs	3.06 µs	2.75 µs
	0101 (ADCLK × 160)	-	7.92 µs	5.28 µs	4.75 µs
	0110 (ADCLK × 320)	-	_	9.72 µs	8.75 µs
010 (fc/4)	0000 (ADCLK × 10)	10.00 μs	3.33 µs	2.22 µs	2.00 µs
	0001 (ADCLK × 20)	1	4.17 µs	2.78 µs	2.50 µs
	0010 (ADCLK × 30)	1	5.00 µs	3.34 µs	3.00 µs
	0011 (ADCLK × 40)	ı	5.83 µs	3.89 µs	3.50 µs
	0100 (ADCLK × 80)	ı	9.17 µs	6.12 µs	5.50 µs
	0101 (ADCLK × 160)	1	_	_	9.50 µs
011 (fc/8)	0000 (ADCLK × 10)	1	6.67 µs	4.45 µs	4.00 µs
	0001 (ADCLK × 20)	1	8.33 µs	5.56 µs	5.00 µs
	0010 (ADCLK × 30)	-	10.0 µs	6.67 µs	6.00 µs
	0011 (ADCLK × 40)	-	_	7.78 µs	7.00 µs
	0100 (ADCLK × 80)	-	_	_	_
100 (fc/16)	0000 (ADCLK × 10)	-	_	8.89 µs	8.00 µs
	0001 (ADCLK × 20)	-	_	-	10.00 µs
	0010 (ADCLK × 30)	-	_	_	-

Note 1: Do not change the setting of the AD conversion clock during AD conversion.

Note 2: Setting the element indicated by "-" in the above table is prohibited. Specify the <ADCLK> settings in the range of conversion time from 1µs to 10µs.



22.3.3 ADAMOD0/ADBMOD0 (Mode Setting Register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	HPADS	ADS
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-2	_	R	Read as zero.
1	HPADS	W	When the conversion mode is in single unit mode, activate the top-priority AD conversion. 0: Don't care 1: Start conversion "0" is always read.
0	ADS	W	When the conversion mode is in single unit mode, activate normal (software) AD conversion. 0: Don't care 1: Start conversion "0" is always read.

Note 1: To start AD conversion, set ADAMOD1/ADBMOD1<DACON>="1" first, and then, perform software/hard-ware triggered start by setting ADAMOD0/ADBMOD0<ADS>,<HPADS>. After starting ADAMOD1/ADB-MOD1<DACON> = ON("1"), wait for 3µs for stabilization.

Note 2: If the top-priority AD conversion <HPADS> and the normal AD conversion <ADS> start at the same time, the top-priority AD conversion receives preference to start. The normal AD conversion does not start.

Page 885 2022/09/30

22.3.4 ADAMOD1/ADBMOD1 (Mode Setting Register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	DACON	I2AD	RCUT	-	HPADHWS	HPADHWE	ADHWS	ADHWE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as zero.
7	DACON	R/W	Circuit ON/OFF control
			0: OFF
			1: ON
6	I2AD	R/W	ADC operation control in IDLE mode (WFI (Controls the Wait For Interrupt) instruction execution time).
			0: Stop
			1: Operate
5	RCUT	R/W	Controls the reference current between VREFH and VREFL.
			0: Energizing only during conversion.
			1: Always energized excepting the reset time.
4	_	R	Read as zero.
3	HPADHWS	R/W	Select hardware activation source of top-priority AD conversion.
			0: Trigger output of ADCINTLV (interleave control circuit)
			1: Reserved
			Write zero.
2	HPADHWE	R/W	Controls top-priority AD conversion triggered by hardware factors (ADCINTLV).
			0: Disable
			1: Enable
1	ADHWS	R/W	Hardware activation source to start normal AD conversion.
			0: Trigger output of ADCINTLV (interleave control circuit).
			1: Reserved
			Write zero.
0	ADHWE	R/W	Activate normal AD conversion triggered by hardware factor (ADCINTLV).
			0: Disable
			1: Enable

- Note 1: To reduce consumption current used when shifting to IDLE mode with setting <I2AD>="0", or in STOP1/STOP2 mode, set "0" to <DACON> and <RCUT> after AD conversion, and then execute an instruction to move on to stand-by mode.
- Note 2: In single unit mode, enable a hardware activation source, either <HPADHWE> or <ADHWE>, of a unit to use. Only an external trigger pin can be used for hardware activation source.
- Note 3: In dual unit mode, enable the <ADHWE> of both units. Disable the <HPADHWE>. Activation source can be selected using ADILVMO2<TRGASEL>.



22.3.5 ADAMOD2/ADBMOD2 (Mode Setting Register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		HPA	DCH			AD	CH	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as zero.
7-4	HPADCH[3:0]	R/W	Select an analog input channel for top-priority AD conversion.(refer toTable 22-1,Table 22-2)
3-0	ADCH[3:0]	R/W	Select an analog input channel for normal AD conversion (refer to Table 22-1,Table 22-2).

Table 22-1 Select input channels for normal AD conversion and top-priority AD conversion (ADA-MOD2)

<hpadch[3:0]></hpadch[3:0]>	Analog input channel for top- priority AD conversion	<adch[3:0]></adch[3:0]>	Analog input channel for nor- mal AD conversion
0000	AINA0	0000	AINA0
0001	AINA1	0001	AINA1
0010	AINA2	0010	AINA2
0011	AINA3	0011	AINA3

Table 22-2 Select input channels for normal AD conversion and top-priority AD conversion (ADB-MOD2)

<hpadch[3:0]></hpadch[3:0]>	Analog input channel for top- priority AD conversion	<adch[3:0]></adch[3:0]>	Analog input channel for nor- mal AD conversion
0000	AINB0	0000	AINB0
0001	AINB1	0001	AINB1
0010	AINB2	0010	AINB2
0011	AINB3	0011	AINB3
0100	AINB4	0100	AINB4
0101	AINB5	0101	AINB5
0110	AINB6	0110	AINB6
0111	AINB7	0111	AINB7
1000	AINB8	1000	AINB8
1001	AINB9	1001	AINB9
1010	AINB10	1010	AINB10
1011	AINB11	1011	AINB11

22.3.6 ADAMOD3/ADBMOD3 (Mode Setting Register 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-		ITM		-	-	REPEAT	SCAN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as zero.
6-4	ITM[2:0]	R/W	Set interrupt generation timing in channel fixed repeated conversion mode.(refer to Table 22-3)
3-2	-	R	Read as zero.
1	REPEAT	R/W	Sets repeat mode. 0 : Single conversion 1 : Repeat conversion
0	SCAN	R/W	Sets scan mode. 0 : Fixed channel mode 1 : Channel scan mode

Table 22-3 Interrupt generation timing in fixed channel mode

<itm[2:0]></itm[2:0]>	Fixed channel repeat conversion mode <scan> = "0", <repeat> = "1"</repeat></scan>
000	Each time one conversion is completed.
001	Each time when conversion is completed twice.
010	Each time when conversion is completed three times.
011	Each time when conversion is completed four times.
100	Each time when conversion is completed five times.
101	Each time when conversion is completed six times.
110	Each time when conversion is completed seven times.
111	Each time when conversion is completed eight times.

Note 1: <ITM[2:0]> is valid only in fixed channel repeat mode (<REPEAT>=1,<SCAN>=0).

Note 2: To stop the conversion during repeat conversion (when <REPEAT>=1, fixed channel and channel scan), zero clear the <REPEAT> (<REPEAT>=0). Do not change any bits excepting the <REPEAT> bit.



22.3.7 ADAMOD4/ADBMOD4 (Mode Setting Register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		SCAN	IAREA			SCAI	NSTA	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as zero.
7-4	SCANAREA [3:0]	R/W	Sets the range of channel scan (refer to Table 22-4 andTable 22-5.)
3-0	SCANSTA[3:0]	R/W	Sets the beginning channel of the channel scan (refer to Table 22-4 and Table 22-5).

The following setting sets the channel scan single mode: ADAMOD3/ADBMOD3<SCAN> = "1" and <RE-PEAT> = "0". Also, the following setting sets the channel scan repeat mode: ADAMOD3/ADB-MOD3<SCAN> = "1" and <REPEAT> = "1". Then, select the channel for channel scan. For example, if you would like to set ADAMOD4<SCANSTA> = "0001"(AINA01), <SCANAREA>="0010"(3 channel scan), perform channel scan from AIN01 to AIN03 (for 3 channels).

Table 22-4 shows the <SCANSTA> setting in relation to the range of assignable value of <SCANAREA>.

Table 22-4 The range of assignable channel scan values (ADAMOD4)

<scansta[3:0]></scansta[3:0]>	Start channel	<scanarea[3:0]></scanarea[3:0]>	The range of assignable channel scan value
0000	(AINA0)	0000 to 0011	(1ch to 4ch)
0001	(AINA1)	0000 to 0010	(1ch to 3ch)
0010	(AINA2)	0000 to 0001	(1ch to 2ch)
0011	(AINA3)	0000	(1ch)

Note: Settings other than above is prohibited. Use assignable <SCANAREA>.

Page 889 2022/09/30

22.3 Registers TMPM369FDFG/XBG

Table 22-5 The range of assignable channel scan values (ADBMOD4)

<scansta[3:0]></scansta[3:0]>	Start channel	<scanarea[3:0]></scanarea[3:0]>	The range of assignable channel scan
0000	(AINB0)	0000 to 1011	(1ch to 12ch)
0001	(AINB1)	0000 to 1010	(1ch to 11ch)
0010	(AINB2)	0000 to 1001	(1ch to 10ch)
0011	(AINB3)	0000 to 1000	(1ch to 9ch)
0100	(AINB4)	0000 to 0111	(1ch to 8ch)
0101	(AINB5)	0000 to 0110	(1ch to 7ch)
0110	(AINB6)	0000 to 0101	(1ch to 6ch)
0111	(AINB7)	0000 to 0100	(1ch to 5ch)
1000	(AINB8)	0000 to 0011	(1ch to 4ch)
1001	(AINB9)	0000 to 0010	(1ch to 3ch)
1010	(AINB10)	0000 to 0001	(1ch to 2ch)
1011	(AINB11)	0000	(1ch)

Note: Settings other than above is prohibited. Use assignable <SCANAREA>.



22.3.8 ADAMOD5/ADBMOD5 (Mode Setting Register 5)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	HPEOCF	HPADBF	EOCF	ADBF
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	_	R	Read as zero.
3	HPEOCF	R	Top-priority AD conversion completion flag (note 1) 0: Before or during conversion 1: Completion
2	HPADBF	R	Top-priority AD conversion BUSY flag 0: Conversion stop 1: During conversion
1	EOCF	R	Normal AD conversion end flag (note 1) 0: Before or during conversion 1: Completion
0	ADBF	R	Normal AD conversion BUSY flag 0: Conversion stop 1: During conversion

Note 1: <EOCF> and <HPEOCF> zero cleared by reading them.

Note 2: To reduce consumption current used when shifting to IDLE mode with setting <I2AD>="0", or in STOP1/STOP2 mode, set "0" to <DACON> and <RCUT> after AD conversion, and then execute an instruction to move on to stand-by mode.

Page 891 2022/09/30

22.3 Registers TMPM369FDFG/XBG

22.3.9 ADAMOD6/ADBMOD6 (Mode Setting Register 6)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	ADI	RST
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-2	-	W	Write as zero.
1-0	ADRST[1:0]	W	Overwriting 10 with 01 allows ADC to be software reset.
			All registers excepting <adclk> bit are initialized.</adclk>

Note: To perform software, initialization takes $3\mu s$.



22.3.10 ADACMPCR0/ADBCMPCR0 (Monitor Control Register 0)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	-		CMP	CNT0		
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	CMP0EN	-	CMPCOND0	ADBIG0		AINS0			
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре			Function
31-12	_	R	Read as zero.		
11-8	CMPCNT0[3:0]	R/W	The number of counting i	s configured.	
			0000 : 1 count	0110 : 7 counts	1100 : 13 counts
			0001 : 2 counts	0111 : 8 counts	1101 : 14 counts
			0010 : 3 counts	1000 : 9 counts	1110 : 15 counts
			0011 : 4 counts	1001 : 10 counts	1111 : 16 counts
			0100 : 5 counts	1010 : 11 counts	
			0101 : 6 counts	1011 : 12 counts	
7	CMP0EN	R/W	AD monitor function 0		
			0: Disable (the number of	counting for judgement	is cleared)
			1: Enable (if condition is	satisfied, an AD monitor	interrupt INTADAM0/INTADBM0 is generated)
6	-	R	Read as zero.		
5	CMPCOND0	R/W	Sets the condition for jud	gement count.	
			0: Serial		
			1: Cumulative		
			and counts up to the num	ber set to the <cmpcnt nen the judgement condi</cmpcnt 	urs when the condition set to the <adbigo> continues FO>. After exceeding the setting value, an AD monitor interition is true. If the condition is different from the condition</adbigo>
			set to the <adbig0> is a</adbig0>	ccumulated and reaches	of occurs and the counter is cleared when the condition is the number set to the <cmpcnt0>. Even if the condi- 0>, the value of the counter is held.</cmpcnt0>
4	ADBIG0	R/W	Sets judging large and sr	nall.	
			0: Larger than the value	of the comparison regist	er (ADACMP0/ADBCMP0)
			1: Smaller than the value	of the comparison regis	ster (ADACMP0/ADBCMP0)
			Sets the conversion result	s of the target analog inp	out larger/smaller than the value of the comparison register.
			Every time when the AD of ment matches to the setti		3:0] ends, judges large and small. If the result of the judge- e counter is counted up.
3-0	AINS0[3:0]	R/W	Sets analog input as the	comparison target.	
			ADACMPCR0	ADBCMPCR0	
			0000 : AINA0	0000 : AINB0	0110 : AINB6
			0001 : AINA1	0001 : AINB1	0111 : AINB7
			0010 : AINA2	0010 : AINB2	1000 : AINB8
			0011 : AINA3	0011 : AINB3	1001 : AINB9
			0100 to1111: prohibited	0100 : AINB4	1010 : AIN10
				0101 : AINB5	1011 : AINB11
					1100 to 1111: prohibited

Note: AD monitor function is used in the fixed repeat conversion mode and the scan repeat mode.

Page 893 2022/09/30

22.3 Registers TMPM369FDFG/XBG

22.3.11 ADACMPCR1/ADBCMPCR1 (Monitor Control Register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-		CMP	CNT1	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	CMP1EN	-	CMPCOND1	ADBIG1		AINS1		
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре			Function
31-12	_	R	Read as zero.		
11-8	CMPCNT1[3:0]	R/W	Sets judging large and sn	nall.	
			0000 : 1 count	0110 : 7 counts	1100 : 13 counts
			0001 : 2 counts	0111 : 8 counts	1101 : 14 counts
			0010 : 3 counts	1000 : 9 counts	1110 : 15 counts
			0011 : 4 counts	1001 : 10 counts	1111 : 16 counts
			0100 : 5 counts	1010 : 11 counts	
			0101 : 6 counts	1011 : 12 counts	
7	CMP1EN	R/W	AD monitor function 1		
			0: Disable (the number of	counting for judgeme	nt is cleared)
			1: Enable (if condition is	satisfied, an AD monito	or interrupt INTADAM1/INTADBM1 is generated)
6	-	R	Read as zero.		
5	CMPCOND1	R/W	Sets the condition for judg	gement count.	
			0: Serial		
			1: Cumulative		
			and counts up to the num	ber set to the <cmpc< td=""><td>curs when the condition set to the <adbig1> continues NT1>. After exceeding the setting value, an AD monitor interdiction is true. If the condition is different from the condition</adbig1></td></cmpc<>	curs when the condition set to the <adbig1> continues NT1>. After exceeding the setting value, an AD monitor interdiction is true. If the condition is different from the condition</adbig1>
			set to the <adbig1>, the</adbig1>	, ,	idition is true. If the condition is unlerent from the condition
			set to the <adbig1> is a</adbig1>	ccumulated and reach	upt occurs and the counter is cleared when the condition es the number set to the <cmpcnt1>. Even if the condi-G1>, the value of the counter is held.</cmpcnt1>
4	ADBIG1	R/W	Sets judging large and sn	nall.	
			0: Larger than the value of	of the comparison regi	ster (ADACMP1/ADBCMP1).
			1: Smaller than the value	of the comparison reg	gister (ADACMP1/ADBCMP1).
			Sets the conversion result	s of the target analog i	nput larger/smaller than the value of the comparison register.
					1[3:0] ends, judges large and small. If the result of the judge-the counter is counted up.
3-0	AINS1[3:0]	R/W	Sets analog input as the	comparison target.	
			ADACMPCR0	ADBCMPCR0	
			0000 : AINA0	0000 : AINB0	0110 : AINB6
			0001 : AINA1	0001 : AINB1	0111 : AINB7
			0010 : AINA2	0010 : AINB2	1000 : AINB8
			0011 : AINA3	0011 : AINB3	1001 : AINB9
			0100 to 1111: prohibited	0100 : AINB4	1010 : AIN10
				0101 : AINB5	1011 : AINB11
					1100 to 1111: prohibited

Note: AD monitor function is used in the fixed repeat conversion mode and the scan repeat mode.



22.3.12 ADACMP0/ADBCMP0 (AD Conversion Result Compare Register 0)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	-	-		AD0	CMP		
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	ADOCMP								
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-12	-	R	Read as zero.
11-0	AD0CMP[11:0]	R/W	Sets the comparison value of AD conversion.

Note: To write a value to this register or to change the settings, disable the AD monitor function first $\triangle ACMPCRO/ADBCMPCRO< CMP0EN> = "0", ADACMPCR1/ADBCMPCR1< CMP1EN> = "0").$

Page 895 2022/09/30

22.3 Registers TMPM369FDFG/XBG

22.3.13 ADACMP1/ADBCMP1 (AD Conversion Result Compare Register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-		AD1	CMP	
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	AD1CMP							
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-12	-	R	Read as zero.
11-0	AD1CMP[11:0]	R/W	Sets the comparison value of AD conversion.

Note: To write a value to this register or to change the settings, disable the AD monitor function first (ADACMPCR0/ADBCMPCR0<CMP0EN> = "0", ADACMPCR1/ADBCMPCR1<CMP1EN> = "0").



22.3.14 ADAREG00 to ADAREG07/ADBREG00 to ADBREG11 (AD Conversion Result Register)

	31	30	29	28	27	26	25	24	
bit symbol				ADR	_MIR				
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol		ADR	_MIR		-	-	ADOVRF _MIR	ADRF _MIR	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	-	-	ADOVRF	ADRF		ΑI	OR		
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	ADR								
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-20	ADR[11:0]	R	12-bit normal AD conversion results are stored.
	_MIR		If you read the ADREGx register during AD conversion, the previous conversion result is read.
19-18	-	R	Read as zero.
17	ADOVRF_MIR	R	Overrun flag
			0: Not generated
			1: Generated
			If AD conversion result is over written before reading the AD conversion result register (ADREGx), this bit is set to "1".
			This flag is zero cleared when reading the ADREGx register.
16	ADRF_MIR	R	AD conversion result storage flag
			0: Conversion result is not stored.
			1: Conversion result is stored.
			If the conversion result is stored, this bit is set to "1".
			This flag is zero cleared when the ADREGx register is read.
15-14	_	R	Read as zero.
13	ADOVRF	R	Overrun flag
			0: Not generated.
			1: Generated.
			If the conversion result is overwritten before reading the AD conversion result register (ADREGx), this bit is set to "1".
			This flag is zero cleared when the ADREGx register is read.
12	ADRF	R	AD conversion result storage flag
			0: Conversion result is NOT stored.
			1: Conversion result is stored.
			If a conversion result is stored, this bit is set to "1".
			This flag is zero cleared when the ADREGx register is read.
11-0	ADR[11:0]	R	12-bit normal AD conversion result is stored.
			If you read the ADREGx register during AD conversion, the previous conversion result is read.

Note:Since <ADR_MIR>, <ADOVRF_MIR> and <ADRF_MIR> are read as same as <ADR>, <ADOVRF> and <ADRF>. Use one of them.

22.3 Registers TMPM369FDFG/XBG

22.3.15 ADAREGSP/ADBREGSP (Top-priority AD Conversion Result Register)

	31	30	29	28	27	26	25	24		
bit symbol	ADSPR_MIR									
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol		ADSP	R_MIR		-	-	ADOVRSPF_ MIR	ADSPRF_ MIR		
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol	-	-	ADOVRSPF	ADSPRF		AD	SPR			
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol				AD	SPR					
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-20	ADSPR[11:0]_ MIR	R	12-bit top-priority AD conversion results are stored. If you read the ADAREGSP/ADBREGSP registers during AD conversion, the previous conversion result is read.
19-18	-	R	Read as zero.
17	ADOVRSPF_ MIR	R	Overrun flag 0: Not generated 1: Generated If AD conversion result is over written before reading the AD conversion result registers (ADAREGSP/AD-BREGSP), this bit is set to "1". This flag is zero cleared when reading the ADREGSP register.
16	ADSPRF_MIR	R	Top-priority AD conversion result storage flag 0: Conversion result is NOT stored. 1: Conversion result is stored. If a result of top-priority conversion is stored, this bit is set to "1". This flag is zero cleared when reading the ADAREGSP/ADBREGSP registers.
15-14	-	R	Read as zero.
13	ADOVRSPF	R	Overrun flag 0: Not generated. 1: Generated. If the result of top-priority conversion is overwritten before reading the top-priority AD Conversion Result Register (ADAREGSP/ADBREGSP), this bit is set to "1". This flag is zero cleared when reading the ADREGSP register.
12	ADSPRF	R	Top-priority AD conversion storage flag 0: Conversion result is NOT stored. 1: Conversion result is stored. When a conversion result of top-priority AD conversion is stored, this bit is set to "1". This flag is zero cleared when reading the ADAREGSP/ADBREGSP registers.
11-0	ADSPR[11:0]	R	12-bit top-priority AD conversion result is stored. If you read the ADAREGSP/ADBREGSP registers during AD conversion, the previous conversion result is read.

 $\label{local_Note:Since} Note: Since <aDSPR_MIR>, <aDOVRSPF_MIR> and <aDSPRF_MIR> are read as same as <aDSPR>, <aDOVRSPF> and <aDSPRF>. Use one of them.$



22.3.16 ADILVMO1 (Control Register for Dual Unit Mode 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	SWATRG	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as zero.
7	SWATRG	W	Software trigger in dual unit mode 0: Writing a zero is ignored. 1: Starts a trigger output of ADCINTLV. Read as zero.
6-0	-	R	Read as zero.

Note 1: When you use <SWATRG>, enable the ADILVMO2<TRGAEN> and set the ADILVMO2<TRGASEL> to "software". Note 2: Do not write to the register before the completion of output to the unit A or unit B corresponding to a trigger input.

Page 899 2022/09/30

22.3 Registers TMPM369FDFG/XBG

22.3.17 ADILVMO2 (Control Register for Dual Unit Mode 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	ADILV	-	-	TRGASTA		TRGASEL		TRGAEN
After reset	0	0	0	0	1	1	1	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as zero.
7	ADILV	R/W	Selects control mode in dual unit mode.
			0: Trigger start mode
			1: Interleave mode
6-5	_	R	Read as zero.
4	TRGASTA	R	Indicates the destination unit of the next trigger output in trigger start mode.
			0: Unit A
			1: Unit B
			In other modes (interleave mode and trigger disabled mode), this bit is fixed to a zero.
3-1	TRGASEL[2:0]	R/W	Selects a trigger input in dual unit mode.
			000 : Software
			001 : External trigger
			010 : INTTB21 (TB2RG1 of the timer 2 matches)
			011 : INTTB31 (TB3RG1 of the timer 3 matches)
			100 : INTTB41 (TB4RG1 of the timer 4 matches)
			101 : INTTB51 (TB5RG1 of the timer 5 matches)
			110 : INTTB61 (TB6RG1 of the timer 6 matches)
			111 : INTTB71 (TB7RG1 of the timer 7 matches)
0	TRGAEN	R/W	Enable /disable the trigger function in dual unit mode.
			0:Disable
			1:Enable
			Set "1" in dual unit mode (trigger start mode and interleave mode).
			Set "0" if you use in single unit mode (trigger function disable mode)

Note 1: During the operation of ADCINTLV circuit, if modify <ADLIV> or clear <TRGAEN> to "0", the operation of ADCINTLV circuit is stopped.

Note 2: Do not modify the registers other than <ADLIV> and <TRGAEN> during the operation of ADCINTLV circuit.



22.3.18 ADILVMO3 (Control Register for Dual Unit Mode 3)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				COF	RCNT			-
After reset	0	0	1	0	0	1	1	1

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as zero.
7-0	CORCNT[7:0]	R/W	Sets the trigger start adjusting counter. Sets an arbitrary value up to 0x01to0xFF. The initial value is 0x27.

Note 1: The actual delay time from the start of the unit A conversion to the start of the unit B conversion is calculated by multiplying 1/fc by (register setting value +1). Thus, the initial condition when fc=80MHz, 0.5μs=40 ÷ 80MHz (initial count value: 0x28).

Note 2: Do not input a trigger to unit B before a trigger signal is output to unit B in operating interleave mode.

Page 901 2022/09/30

22.4 Description of Operations

This chapter describes the unit operation in single unit mode and dual unit mode.

22.4.1 Usage note about the activation of analog conversion

To start AD conversion, write "1" to the ADAMOD1/ADBMOD1<DACON>, and wait for 3 μs until the internal circuit stabilizes. Then, write "1" to the ADAMOD0/ADBMOD0<ADS>. If you do not use this function, write "0" to the ADAMOD1/ADBMOD1<DACON>. The consumption current of the analog circuit is reduced.

22.4.2 AD conversion mode

Two types of AD conversion are supported: normal AD conversion and top-priority AD conversion.

22.4.2.1 Normal AD conversion

Normal AD conversion supports the following four operation types. Operation modes are selected by setting ADAMOD3/ADBMOD3<REPEAT>, <SCAN>.

- · Fixed channel single conversion mode
- · Channel scan single conversion mode
- Fixed channel repeat conversion mode
- · Channel scan repeat conversion mode


Only the fixed channel single conversion mode and fixed channel repeat conversion mode can be used in the dual unit mode.

(1) Fixed channel single conversion mode

If ADAMOD3/ADBMOD3<REPEAT>, <SCAN> is set to "00", AD conversion is performed in the fixed channel single conversion mode.

In this mode, AD conversion is performed once for one channel which is selected by ADAMOD2/ADBMOD2<ADCH>. After the AD conversion, ADAMOD5/ADBMOD5<EOCF> is set to "1", ADAMOD5/ADBMOD5<ADBF> is zero cleared, and an interrupt request of INTADA/INTADB is generated. <EOCF> is cleared to zero upon read.

The figure below shows an example of converting AINA0 in fixed channel single conversion mode.



(2) Channel scan single conversion mode


If ADAMOD3/ADBMOD3<REPEAT>, <SCAN> is set to "01", AD conversion is performed in the channel scan single conversion mode.

In this mode, AD conversion is performed once for the scan channel area selected by ADMOD4/ADBMOD4<SCANAREA> from the start channel selected by ADAMOD4/ADBMOD4<SCAN-



STA>. After AD scan conversion, ADAMOD5/ADBMOD5<EOCF> is set to "1", ADAMOD5/ADB-MOD5<ADBF> is zero cleared, and an interrupt request of INTADA/INTADB is generated. <EOCF> is zero cleared upon read.

The figure below shows an example of converting from AINA0 to AINA2 in channel scan single conversion mode.




(3) Fixed channel repeat conversion mode

If ADAMOD3/ADBMOD3<REPEAT>, <SCAN> is set to "10", AD conversion is performed in fixed channel repeat conversion mode.

In this mode, AD conversion is repeated for the number of times set to ADAMOD3/ADB-MOD3<ITM> (interrupt request generating timing for INTADA/INTADB can be selected) for the one channel selected by ADAMOD2/ADBMOD2<ADCH>. After the number of AD conversion set to <ITM> is repeated, ADAMOD5/ADBMOD5<EOCF> is set to "1", but ADAMOD5/ADB-MOD5<ADBF> is not zero cleared and keeps "1". <EOCF> is zero cleared upon read.

The figure below is an conversion example of AINA0 in fixed channel repeat conversion mode.




(4) Channel scan repeat conversion mode

If ADAMOD3/ADBMOD3<REPEAT>, <SCAN> is set to "11", AD conversion is performed in the channel scan repeat conversion mode.

In this mode, AD conversion is performed repeatedly for the scan channel area in the channel selected by ADAMOD4/ADBMOD4<SCANSTA> from the start channel selected by ADAMOD4/ADBMOD4<SCANAREA>. Each time one AD scan conversion is completed, ADAMOD5/ADBMOD5<EOCF> is set to "1" and the INTADA/INTADB interrupt request is generated. ADAMOD5/ADBMOD5<ADBF> is not zero cleared and remains at "1". <EOCF> is cleared to "0" upon read.

The figure below shows an operation example of converting AINA0 to AINA2 in the channel scan repeat conversion mode.



22.4.2.2 Top-priority AD conversion

Top-priority AD conversion can be performed by interrupting ongoing normal AD conversion. If the top-priority AD conversion interrupts into normal AD conversion, the normal AD conversion starts from the stopped channel after the top-priority conversion.

The fixed channel single conversion is the only operation mode. The settings to ADAMOD3/ADB-MOD3<REPEAT>, <SCAN> are invalid. When conditions to start operation are met, a conversion is performed just once for a channel selected by ADAMOD2/ADBMOD2<HPADCH>. When conversion is completed, the top-priority AD conversion completion interrupt (INTADAHP/INTADBHP) is generated, ADA-MOD5/ADBMOD5<HPEOCF> is set to "1" and <HPADBF> is zero cleared. <HPEOCF> returns to "0" upon read.

If a top-priority AD conversion is activated during the operation of another top-priority conversion, the previous conversion becomes invalid and the new operation becomes valid. The top-priority AD conversion cannot be used in the dual unit AD conversion mode.

22.4.3 AD monitor function

This function is used for configuring the fixed channel repeat mode and the scan repeat mode.

If ADACMPCR0/ADBCMPCR0 < CMP0EN> and ADACMPCR1/ADBCMPCR1 < CMP1EN> are set to "1", AD monitor function is enabled. Two monitor function can be enabled concurrently.

Here is an example of ADACMPCR0/ADBCMPCR0 (same as ADACMPCR1/ADBCMPCR1).

Analog input for comparison is set to ADACMPCR0/ADBCMPCR0<AINS0[3:0]>. Large or small judgement is set to <ADBIG0>. Conditions of this comparison count is set to <CMPCOND0>. The number of comparison count is set to <CMPCNT0[3:0]>.

Once AD conversion starts, the AD converter checks comparison conditions (smaller/larger than values of the compare register) for each AD conversion. If the result of the comparison meets the settings of <AD-BIG0>, the AD converter counts up the counter value.

There are two types of comparison condition: sequential method and cumulative method.

In the sequential method, an AD monitor interrupt (INTADAM0/INTADBM0) occurs if the condition set to <ADBIG0> continues and reaches the number of counts set to <CMPCNT0[3:0]>. An interrupt occurs without clearing the counter if the result of comparison meets the condition even after reaching the the number of counts set to <CMPCNT0[3:0]>. The value of the counter is zero cleared only when the condition does not meet the set condition of <ADBIG0>.

In the cumulative method, the counter is zero cleared when the total number of times that the condition set to <ADBIG0> meets reaches the number set to <CMPCNT0[3:0]>. An AD monitor interrupt (INTADAM0/INTADBM0) occurs at this time. The counter value is kept even if the result of the comparison is different from the set value of the counter. If values of the Conversion Result Register configured by the ADACMPCR0/ADBCMPCR0 register are the same as those of the tar get register, the AD converter does not count up. An AD conversion interrupt (INTADAM0/INTADBM0) does not occur either.

This comparison operation is performed each time a result is stored in a corresponding conversion result register. An interrupt (INTADAM0/INTADBM0) occurs when conditions meet (including counting). Since the conversion result register assigned to perform the AD monitor function is usually not read by software, the conversion result storage flag ADAREG/ADBREG<ADRF> and the overrun flag ADAREG/AD-BREG<ADOVRF> remain being set. Do not use the conversion result register when you use the AD monitor function.

- 1. AINA0 input is set to the fixed channel repeat conversion mode and compare values of the AD Conversion Result Compare Register (0x0888).
 - ADAMOD3=0x0002: fixed channel repeat conversion
 - AD conversion completion interrupt (INTADA) is disabled.
 - ADACMPCR0 =0x0280: compare target channel: AINA0, size determination: larger than a value of the compare register. Compare counting condition: sequential method. AD monitor function: enabled. Size determination count: 3 counts.
 - ADACMP0=0x0888: AD Conversion Result Compare Register (compared value 0x0888)




Figure 22-5 AD monitor function (fixed channel repeat and sequential method)

- 2. AINA0 is set to fixed channel repeat conversion and compare the value of the AD Conversion Result Compare Register (0x0888).
 - ADAMOD3=0x0002: fixed channel repeat conversion
 AD conversion completion interrupt (INTADA) is disabled.
 - ADACMPCR0 =0x02A0: compare target channel: AINA0, size determination: larger than a value of the compare register. compare counting condition: cumulative method. AD monitor function: enabled. size determination count: 3 counts
 - ADACMP0=0x0888: AD Conversion Result Compare Register (compared value 0x0888)




Figure 22-6 AD Monitor Function (fixed channel repeat and cumulative method)

Page 905 2022/09/30

22.4.4 Selecting the input channel

After reset, ADAMOD3/ADBMOD3<REPEAT>, <SCAN> is initialized to "00" and ADAMOD2/ADB-MOD2<ADCH[3:0]> is initialized to "0000".

The channels to be converted are selected according to the operation mode of the AD converter as shown below.

1. Normal AD conversion mode

- If the analog input channel is used in a fixed state (ADAMOD3/ADBMOD3<SCAN> = "0")
 One channel is selected from analog input pins AIN0 through AINA3/AINB0 through AINB11 by setting ADAMOD2/ADBMOD2<ADCH> to an appropriate setting.
- If the analog input channel is used in a scan state (ADAMOD3/ADBMOD3<SCAN> = "1")
 One scan mode is selected from the scan modes by setting ADAMOD4/ADBMOD4<SCAN-STA> and ADAMOD4 /ADBMOD4<SCANAREA> to an appropriate setting.

2. Top-priority AD conversion mode

One channel is selected from analog input pins from AIN0 through AIN3/AINB0 through AINB11 by setting ADAMOD2/ADBMOD2<HPADCH> to an appropriate setting. In this mode, if top-priority AD conversion has been activated during normal AD conversion, ongoing normal AD conversion is suspended, and restarts normal AD conversion after top-priority AD conversion is completed. The normal AD conversion restarts from the channel previously stopped after the top-priority AD conversion is completed.



22.4.5 Details of AD Conversion

22.4.5.1 Starting AD conversion

The normal AD conversion is enabled by setting "1" to ADAMOD0/ADBMOD0<ADS>. The top-priority AD conversion is enabled by setting "1" to ADAMOD0/ADBMOD0<HPADS>. Starting by setting values is called software start.

The normal AD conversion has four operation modes specified by ADAMOD3/ADBMOD3<RE-PEAT>, <SCAN>, and one of those mode is selected. The operation mode for the top-priority AD conversion is the fixed channel single conversion only.

Also, hardware activation can be selected. Set "0" to ADAMOD1/ADBMOD1<ADHWS> for the normal AD conversion and to ADAMOD1/ADBMOD1<HPADHWS> for the top-priority AD conversion. In single unit mode, use the external trigger pin (ADTRGA / ADTRGB) for activation. In dual unit mode, set ADILVMO2<TRGASEL> to select from software trigger, external trigger pin (ADTRGA) and timer trigger activation.

To enable hardware activation, set "1" to ADAMOD1/ADBMOD1<ADHWE> for normal AD conversion and to ADAMOD1/ADBMOD1<HPADHWE> for top-priority AD conversion.

Even if hardware start is enabled, start with software can be done.

Note: When using external trigger is used as a hardware activating source for the top-priority AD conversion, external trigger cannot be selected for the normal AD conversion hardware start.

22.4.5.2 AD conversion

When normal AD conversion starts, the AD conversion Busy flag (ADAMOD5/ADBMOD5 <ADBF>) which indicates that AD conversion is under way is set to "1".

When top-priority AD conversion starts, the top-priority AD conversion Busy flag (ADAMOD5/ADB-MOD5<HPADBF>) showing that AD conversion is underway is set to "1". At that time, the value of the Busy flag ADAMOD5/ADBMOD5<EOCF> and <ADBF> for normal AD conversion before the start of top-priority AD conversions are retained.

Note: Do not execute the normal AD conversion when the top-priority AD conversion is underway. A top-priority AD conversion completion flag is not set. Also, a previous normal AD conversion flag is not cleared

Page 907 2022/09/30


22.4.5.3 Top-priority AD conversion during normal AD conversion

If top-priority AD conversion has been activated during normal AD conversion, ongoing normal AD conversion is suspended, and restarts normal AD conversion after top-priority AD conversion is completed.

If ADAMOD0/ADBMOD0
HPADS> is set to "1" during normal AD conversion, ongoing normal AD conversion is suspended, and the top-priority AD conversion starts; specifically, AD conversion (fixed-channel single conversion) is executed for a channel designated by MOD2/ADBMOD2
HPADCH>. After the result of this top-priority AD conversion is stored in the storage register ADAREGSP/ADBREGSP, normal AD conversion is resumed.

If H/W activation of top-priority AD conversion is authorized during normal AD conversion, ongoing AD conversion is discontinued when requirements for activation using a H/W activation resource are met, and top-priority AD conversion (fixed-channel single conversion) starts for a channel designated by <HPADCH>. After the result of this top-priority AD conversion is stored in the storage register ADAR-EGSP/ADBREGSP, normal AD conversion is resumed.

For example, if channel repeat conversion is activated for channels AINB0 through AINB2 and if <HPADS> is set to "1" during AINB1 conversion, AIN1 conversion is suspended, and conversion is performed for a channel designated by <HPADCH> (AINB3 in the case shown below). After the result of conversion is stored in ADBREGSP, channel repeat conversion is resumed, starting from AINB1.



22.4.5.4 Stopping Repeat Conversion Mode

To stop the AD conversion operation in the repeat conversion mode (fixed-channel repeat conversion mode or channel scan repeat conversion mode), write "0" to ADAMOD3/ADBMOD3<REPEAT>. When ongoing AD conversion is completed, the repeat conversion mode terminates, and ADAMOD5/ADB-MOD5<ADBF> is set to "0".



22.4.5.5 Reactivating normal AD conversion

Setting "1" to ADAMOD0/ADBMOD0<ADS> during normal AD conversion reactivates the normal AD conversion. The previous normal AD conversion is immediately discontinued when a new normal AD conversion is reactivated. At this time, the normal AD conversion busy flag ADAMOD5/ADB-MOD5<ADBF>, the normal AD conversion completion flag ADAMOD5/ ADBMOD5<EOCF> and the AD conversion result storage flag ADAREG00 to 03/ADBREG00 to 11<ADOVRF> <ADRF> are zero cleared.

If H/W activation of top-priority AD conversion is authorized during normal AD conversion, ongoing AD conversion is reactivated when requirements for activation using a H/W activation resource are met. At this time, the previous normal AD conversion is immediately discontinued. <ADBF>, <EOCF>, <AOVRF> and <ADRF> are zero cleared.

22.4.5.6 Conversion completion

(1) Completing normal AD conversion

When normal AD conversion is completed, the AD conversion completion interrupt (INTADA/INTADB) is generated. The result of AD conversion is stored in the storage register, and values of two registers change: the register ADMOD0<EOCFN> which indicates the completion of AD conversion and the register ADMOD0<ADBFN> which indicates conversion is ongoin. Interrupt requests, conversion register storage register and <EOCFN><ADBFN> change with a different timing according to a mode selected.

In mode other than fixed-channel repeat conversion mode, conversion results are stored in the AD conversion result registers (ADAREG00 to 03/ADBREG00 to 11) corresponding to a channel.

In fixed-channel repeat conversion mode, the conversion results are sequentially stored in storage registers ADAREG00/ADBREG00 through ADAREG07/ADBREG07, according to the interrupt condition set to ADAMOD3/ADBMOD3<ITM>.

Interrupt requests, flag changes and conversion result registers in each mode are as shown below.

Fixed-channel single conversion mode

After AD conversion completed, <EOCF> is set to "1", <ADBF> is cleared to "0", and the interrupt request is generated.

Conversion results are stored a conversion result register correspond to a channel.

· Channel scan single conversion mode

After the channel scan conversion is completed, <EOCF> is set to "1", <ADBF> is set to "0", and an interrupt request is generated.

Conversion results are stored a conversion result register correspond to a channel.

· Fixed-channel repeat conversion mode

The <ADBF> is not cleared to "0". It remains at "1". The timing with which the interrupt request INTAD is generated can be selected by setting <ITM> to an appropriate setting. ADAREG04-ADAREG07 can be used only in the fixed channel repeat conversion mode.

a. One-time conversion

With <ITM> set to "00", an interrupt request is generated each time one AD conversion set to <ADCH> is completed. In this case, the conversion results are always stored in the storage register s ADAREG00/ADBREG00 in sequential order. After the conversion result is stored, <EOCF> changes to "1".

b. Eight-time conversions

With <ITM> set to "111", an interrupt request is generated each time eight AD conversions set to <ADCH> are completed. In this case, the conversion results are always stored in the storage registers ADAREG00/ADBREG00 through ADAREG07/ADBREG07 in sequential order. After the conversion results are stored in ADAREG07/ADBREG07, <EOCF> is set to "1", and storage of subsequent conversion results from ADAREG00/ADBREG00.

· Fixed-channel repeat conversion mode

With <EOCF> set to "1", a INTADA/INTADB interrupt request is generated each time one scan conversion is completed. <ADBF> is not cleared to zero and remains at "1".

With ADAMOD4/ADBMOD4 <SCANAREA> set to "0011" (4-channel scan), four channel scans are performed from the Start Channel designated by ADAMOD4/ADB-MOD4<SCANSTA>. Each time when a conversion of the final channel is completed, <EOCF> is set to "1", an interrupt request is generated, and four channel scanning starts from the Start Channel again. Since this mode is a repeat mode, <ADBF> is not zero cleared and maintains "1".

Conversion results are stored in a conversion result register corresponding to the channel.

(2) Completing top-priority AD conversion

After the top-priority AD conversion is completed, the top-priority AD conversion completion interrupt (INTADAHP/INTADBHP) is generated. ADAMOD5/ADBMOD5<HPEOCF> which indicates the completion of top-priority AD conversion is set to "1".

Conversion results are stored in the conversion result register ADAREGSP/ADBREGSP.

(3) Data polling

To confirm the completion of AD conversion without using interrupts, data polling can be used. When AD conversion is completed, ADAMOD5/ADBMOD5<EOCF> are set to "1". To confirm the completion of AD conversion and to obtain the results, poll this bit.

AD conversion result storage register must be read by word access. If <ADOVRF> = "0" and <ADRF> = "1" in ADAREG00 to ADAREG07 / ADBREG00 to ADBREG11, a correct conversion result has been successfully obtained.

A top-priority AD conversion can use data polling, too.



22.4.5.7 Interrupt Timing and Conversion Result Register

Table 22-6 shows the correlation between AD conversion modes, interrupt timing and flags. Table 22-7, Table 22-8 and Table 22-9 show the correlation between analog input channels and conversion result registers.

Table 22-6 Correlation between AD conversion mode, interrupt timing and flag operation

Conversion mode		Scan / repeat mode setting (ADAMOD3/ADBMOD3)				Conversion Status Flag (ADAMOD5/ADBMOD5)		
		<repeat></repeat>	<scan></scan>	<itm[2:0]></itm[2:0]>	Interrupt genera- tion timing	<eocf>/ <hpeocf> set timing (note 1)</hpeocf></eocf>	<adbf> (after inter- rupt)</adbf>	<hpadbf> (after inter-rupt)</hpadbf>
	Fixed channel sin- gle conversion	0	0	1	After conversion	After conversion	0	-
		1	0	000	Each 1 conver- sion	After 1 conversion is completed	1	-
	Fixed channel repeat conversion			001	Each 2 conver- sions	After 2 conversions are completed	1	-
				010	Each 3 conver- sions	After 3 conversions are completed	1	-
				011	Each 4 conver- sions	After 4 conversions are completed	1	-
Normal conversion				100	Each 5 conver- sions	After 5 conversions are completed	1	-
				101	Each 6 conver- sions	After 6 conversions are completed	1	-
				110	Each 7 conver- sions	After 7 conversions are completed	1	-
				111	Each 8 conver- sions	After 8 conversions are completed,,	1	-
	Channel scan sin- gle conversion	0	1	-	After scan con- version is com- pleted	After scan conversion is completed	0	-
	Channel scan repeat conversion	1	1	-	One scan conversion is completed.	One scan conversion is completed.	1	-
Top-prid	Top-priority conversion		_	-	After completion of conversion	After completion of conversion	-	0

Note 1: ADAMOD5/ADBMOD5<EOCF><HPEOCF> are cleared to zero upon read.

Note 2: In repeat mode, ADAMOD5/ADBMOD5<ADBF> are not zero cleared even if the interrupt is generated. To stop repeat mode, write zero to ADAMOD3/ADBMOD3<REPEAT>, then <ADBF> is zero cleared when the AD conversion is completed.

Page 911 2022/09/30

Table 22-7 Analog input channels and AD conversion result registers (Fixed channel single mode)

Fixed channel single mode				
(Channel	Storage registers		
	AINA0	ADAREG00		
Unit A	AINA1	ADAREG01		
Unit A	AINA2	ADAREG02		
	AINA3	ADAREG03		
	AINB0	ADBREG00		
	AINB1	ADBREG01		
Unit B	AINB2	ADBREG02		
	AINB3	ADBREG03		
	AINB4	ADBREG04		
	AINB5	ADBREG05		
	AINB6	ADBREG06		
	AINB7	ADBREG07		
	AINB8	ADBREG08		
	AINB9	ADBREG09		
	AINB10	ADBREG10		
	AINB11	ADBREG11		



Table 22-8 Analog input channels and AD conversion result registers (Fixed channel repeat mode)

Fixed channel repeat mode						
ΑI	DAMOD3/ADE	Storage register				
	000	An interrupt occurs each time.	ADAREG00			
	001	An interrupt occurs every twice.	ADAREG00 to ADAREG01			
	010	An interrupt occurs every 3 times.	ADAREG00 to ADAREG02			
	011	An interrupt occurs every 4 times.	ADAREG00 to ADAREG03			
Unit A	100	An interrupt occurs every 5 times.	ADAREG00 to ADAREG04			
	101	An interrupt occurs every 6 times.	ADAREG00 to ADAREG05			
	110	An interrupt occurs every 7 times.	ADAREG00 to ADAREG06			
	111	An interrupt occurs every 8 times.	ADAREG00 to ADAREG07			
	000	An interrupt occurs each time.	ADBREG00			
	001	An interrupt occurs every twice.	ADBREG00 to ADBREG01			
	010	An interrupt occurs every 3 times.	ADBREG00 to ADBREG02			
	011	An interrupt occurs every 4 times.	ADBREG00 to ADBREG03			
Unit B	100	An interrupt occurs every 5 times.	ADBREG00 to ADBREG04			
	101	An interrupt occurs every 6 times.	ADBREG00 to ADBREG05			
	110	An interrupt occurs every 7 times.	ADBREG00 to ADBREG06			
	111	An interrupt occurs every 8 times.	ADBREG00 to ADBREG07			

Page 913 2022/09/30

Table 22-9 Analog input channels and AD conversion result registers (Channel scan single mode / repeat mode)

Channel scan single mode / repeat mode (Example: ADBREG03 to arbitrary width of scan channel)							
Unit	<scansta> (Start Channel)</scansta>		<scanarea> (Scan channel width)</scanarea>		Storage registers		
	0000	AINA0	0000 to 0011	(1ch to 4ch)	ADBREG00 to ADBREG03		
	0001	AINA1	0000 to 0010	(1ch to 3ch)	ADBREG01 to ADBREG03		
Unit A	0010	AINA2	0000 to 0001	(1ch to 2ch)	ADBREG02 to ADBREG03		
	0011	AINA3	0000	(1ch)	ADBREG03		
	0000	AINB0	0000 to 1011	(1ch to 12ch)	ADBREG00 to ADBREG11		
	0001	AINB1	0000 to 1010	(1ch to 11ch)	ADBREG01 to ADBREG11		
Unit B	0010	AINB2	0000 to 1001	(1ch to 10ch)	ADBREG02 to ADBREG11		
	0011	AINB3	0000 to 1000	(1ch to 9ch)	ADBREG03 to ADBREG11		
	0100	AINB4	0000 to 0111	(1ch to 8ch)	ADBREG04 to ADBREG11		
	0101	AINB5	0000 to 0110	(1ch to 7ch)	ADBREG05 to ADBREG11		
	0110	AINB6	0000 to 0101	(1ch to 6ch)	ADBREG06 to ADBREG11		
	0111	AINB7	0000 to 0100	(1ch to 5ch)	ADBREG07 to ADBREG11		
	1000	AINB8	0000 to 0011	(1ch to 4ch)	ADBREG08 to ADBREG11		
	1001	AINB9	0000 to 0010	(1ch to 3ch)	ADBREG09 to ADBREG11		
	1010	AINB10	0000 to 0001	(1ch to 2ch)	ADBREG10 to ADBRE11		
	1011	AINB11	0000	(1ch)	ADBREG11		



22.4.6 Dual Unit Mode

22.4.6.1 Outline of Dual Unit Mode

Dual unit mode is controlled by ADCINTLV which generates two trigger signal for AD conversion start (unit A and unit B). AD conversions set to each unit are performed at the timing of trigger signals. Dual unit mode has two operation modes.

- · Interleave mode
- · Trigger start mode

Trigger source can be selected from software trigger, external trigger input and timer trigger input.

In interleave mode, a trigger signal generated based on a selected trigger input is output to the unit A. After that, a trigger signal for the unit B is generated after the elapse of a specified period of time.

In trigger start mode, a trigger signal is output to the unit A and the unit B in alternate shifts each time when a selected trigger become active.

22.4.6.2 Interleave Mode

To perform data polling in interleave mode, set ADILVMO2<ADILV><TRGAEN> to "1". Trigger source can be selected from software trigger, timer trigger and external trigger on the ADILVMO2<TRGA-SEL>.

If software trigger is selected as trigger source, generated pulses can be used as a trigger source (trigger output for the unit A) by setting "1" to ADILVMO1<SWATRG>. Simultaneously, the counter starts operation and a trigger for the unit B is output when the counter value becomes the set value of the ADILV-MO3<CORCNT>.




Figure 22-7 Interleave operation using a software trigger (ADCLK=fc/2)

If a timer trigger is selected as trigger source, a pulse generated by a timer trigger set to ADILV-MO2<TRGASEL> becomes a trigger source, the first trigger output for the unit A. Simultaneously, the counter starts operation and a trigger for the unit B is output when the counter value becomes the set value of the ADILVMO3<CORCNT>.

If an external trigger is selected as a trigger source, th external trigger is a trigger source and a trigger output for the unitA. Simultaneously, the counter starts operation and a trigger for the unit B is output when the counter value becomes the set value of the ADILVMO3<CORCNT>.




Figure 22-8 Interleave operation using an external trigger (ADCLK=fc/2)

22.4.6.3 Discontinuance and Resume of Interleave mode

After a trigger output for the unit B in interleave mode, conversion results of the unit B is stored and the operation stops if the below operation is performed before a trigger signal for the unit A is output. Also, after a trigger output for the unit A is output, the unit B does not start conversion and stops if the below operations are performed before a trigger signal for the unit B is output.

- ADILVMO2<ADILV> is set to "0".
- ADILVMO2<TRGAEN> is set to "0".

Interleave mode restarts if "1" is set to both registers above and a signal selected as a trigger source becomes active.



22.4.6.4 Trigger Start Mode

To start operation in trigger start mode, set ADILVMO2<ADILV> to "0", <TRGAEN> to "1". Trigger source can be selected from software trigger, timer trigger and external trigger by setting ADILV-MO2<TRGASEL>.

If the software trigger is selected as a trigger source, generated pulse is used as trigger source by setting ADILVMO1<SWATRG> to "1". Trigger signals for the unit A and the unit B are output in alternate shift every time when this pulse is generated.

If the timer trigger is selected as a trigger source, the pulse generated by the timer trigger specified by the ADILVMO2<TRGASEL> becomes trigger source, and starts conversion at the falling edges. Trigger signals for the unit A and the unit B are output in alternate shift every time when a timer trigger is generated.

If the external trigger is selected as a trigger source, Trigger signals for the unit A and the unit B are output in alternate shift every time when an external trigger is input.




Figure 22-9 Trigger Start Operation by Timer Trigger (ADCLK = fc/2)

22.4.6.5 Notes on stopping and performing dual unit mode

Set "0" to ADILVMO2<TRGAEN> to stop the dual unit mode.

Also, do not write to the register during ongoing operation, without setting the above condition.

When interleave mode is active, do not set the next trigger source to output before ADCINTLV outputs a trigger signal for the unit B. Also, input of the next trigger source before the conversion of the unit A is prohibited. Ongoing operation stops as is the case in the single unit mode.

During an operation in trigger start mode, do not input a trigger source in odd number of time before the conversion for the unit A is completed. Do not input a trigger source in even number of time before the conversion for the unit B is completed, either. Ongoing operation stops as is the case in the single unit mode.

If you use the fixed channel repeat mode, settings of interrupt generation timing ADAMOD3/ADB-MOD3<ITM> and the overrun flag ADAREG00-07/ADBREG00-11<ADOVRF> require attention to avoid an overrun error during the process of reading conversion results.

Page 917 2022/09/30

22.4 Description of Operations

Notes on designing for AD converter inputs

<An output impedance of the external signal source which is connected with AIN pin>

An output impedance of the external signal source which is connected with AIN pin is equal or less than R_{EXAIN} shown below formula.

- Calculating formula of allowable value of output impedance of the external signal source -

The maxmum value of an output impedance connected with AIN pin : R_{EXAIN} < Tscyc + (ADCLK × C_{ADC} × In (2¹⁴)) - R_{AIN}

MCU information	Symbol	Min	Тур	Max	Unit
ADC clock frequency	ADCLK	4	-	40	MHz
Total AIN input capacity in MCU	C _{ADC}	-	-	12.2	pF
AIN resistance in MCU	R _{AIN}	-	-	1	kΩ
Cycle number in the sample hold period	Tscyc	10	-	80	Cycle

R_{EXAIN} maximum value list (ADCLK = 40MHz)

Tcsyc	R _{EXAIN}	Unit
10	1.1	kΩ
20	3.2	kΩ
30	5.3	kΩ
40	7.5	kΩ
80	15.9	kΩ

< Addition of stabilizing capacity >

If high-speed AD conversion is required and the sample hold period cannot meet the conditions of calculating formula of allowable values of output impedance of external signal source, add stabilizing capacity to the AIN pin. The additional capacity depends on external circuitd. Although the capacity depended on the external circuit is different from the each board set, add the capacity from about $0.1\mu\text{F}$ to $1\mu\text{F}$, appropriate amount for your circuit board.

Set the capacity to be added next to the AIN pin.

< Adjustment of sample hold period>

Generally, by setting the sample hold period long, you can make the input voltage of the comparator in the ADC circuit as same as the input voltage of the AIN pin can reduce the error of an AD conversion.

Although, in case that the sample hold period is too long, the error of an AD conversion may be increased because the voltage held in sample hold circuit is changed.

Because the suitable sample hold period is depended on the each board set, please decided the suitable sample hold period on your board set.

Notes of the use of the AD converter

The result value of AD conversion may vary depending on the fluctuation of the supply voltage, or may be affected by noise. When using analog input pins and ports alternately, do not read and write ports during conversion because the conversion accura-

cy may be reduced. Also the conversion accuracy may be reduced if the output ports current fluctuate during AD conversion. Please take counteractive measures with the program such as averaging the AD conversion results.

Please keep the following restrictions and use.

- (1) Do not change clock gear during AD converting. And condition is below. Gear ratio down from 1 :1 to 1 :N (N=2,4,8,16)
- (2) Keep frequency ratio between f_{ADCLK} and f_{SYS} as below condition. f_{ADCLK} ÷ f_{SYS} < 5.5 times</p>
- (3) For detection of end of AD conversion, do not use BUSY flag (ADxMOD5 <HPADBF> ,<ADBF>). Please use end of conversion flag (ADxMOD5<HPEOCF>, <EOCF>) or use end of conversion interrupt (INTADxHP, INTADx).
- (4) When using Top-priority AD conversion with repeat conversion mode (Fixed channel, Channel scan) in parallel, please make the change AD conversion completion interrupt request (INTADx) prohibited before stopping repeat conversion.



23. Digital Analog Converter (DAC)

23.1 Outline

The TMPM369FDFG/XBG have two channels of 10-bit digital-analog converter.

- 2-channel synchronous output
- Trigger function
- · Waveform generation function
- · Power-down function

23.2 Block Diagram




Figure 23-1 Block diagram of DAC

23.3 Registers TMPM369FDFG/XBG

23.3 Registers

23.3.1 List of Registers

DA convertor is controlled by DACCNTx and DACVCTLx. It outputs an analog voltage depend on DACREGx.

When wave generation function is used, DACDCTLx is set the condition and operation mode.

DACTCTLx initialize DA convertor (<DACCLR>) and controls the software output control (SWTRG>).

Channel x	Base Address		
Channel0	0x4005_4000		
Channel1	0x4005_5000		

Register name (x=0 to 1)	Address (Base+)	
DAC control register	DACCNTx	0x0000
DAC data register	DACREGx	0x0004
Waveform output control register	DACDCTLx	0x0008
Waveform trigger control register	DACTCTLx	0x000C
VOUTHOLD adjustment register	DACVCTLx	0x0010



23.3.2 DACCNTx (DAC control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	VREFON	OP
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-2	_	R	Read as "0".
1	VREFON	R/W	VREF control 0: VREF off 1: VREF on When this bit is set to "1", AVREFH is connected to the DAC circuit.
0	OP	R/W	DAC operation 0: Stop 1: Operation Controls DAC operation. When this bit is set to "1", a voltage which is set with DACREGx register is output to analog output pins. When this bit is set to "0", the operation is stopped and outputs becomes Hi-Z.

Page 921 2022/09/30

23.3 Registers TMPM369FDFG/XBG

23.3.3 DACREGx (DAC data register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-	-	D/	AC	-		-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	D	DAC		-	-	-	-	-
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-6	DAC[9:0]	R/W	Variable value setting Sets analog voltage outputs. Output voltage are calculated with a formula in below: Output voltage = (AVDD3_DA - AVSS_DA) × <dac> / 1024 (Note) When output current is equal or less than 1mA, output voltage is equal or less than 0.2V in minimum and is equal or more than AVDD3 DA-0.2V in maximum.</dac>
5-0	-	R	Read as "0".



23.3.4 DACDCTLx (wave output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-		OFFSET			SEL
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-		TRGSEL		TRGEN
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	DMAEN	-	-	-	WAVE		AVE	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-21	-	R	Read as "0".
20-18	OFFSET[2:0]	R/W	Offset setting of output waveform 000:0VDD 001:1/8VDD 010:2/8VDD 011:3/8VDD 100:4/8VDD 101:5/8VDD 110:6/8VDD
47.40	AMPOEL (4.0)	DAM	111:reserved
17-16	AMPSEL[1:0]	R/W	Amplitude setting of output waveform 00:1/1VDD 01:1/2VDD 10:1/4VDD 11:reserved
15-12	_	R	Read as "0".
11-9	TRGSEL[2:0]	R/W	Trigger selection 000: Software 001: DATRG (External trigger inputs) 010:INTTB21 (TMRB2: match with TB2RG1) 011:INTTB31 (TMRB3: match with TB3RG1) 100:INTTB41 (TMRB4: match with TB4RG1) 101:INTTB51 (TMRB5: match with TB5RG1) 110:INTTB61 (TMRB6: match with TB6RG1) 111:INTTB71 (TMRB7: match with TB7RG1)
8	TRGEN	R/W	Trigger function 0: Disabled 1: Enabled
7	DMAEN	R/W	DMA enable 0: Disabled 1: Enabled
6-2	-	R	Read as "0".
1-0	WAVE[1:0]	R/W	Output waveform selection 00: No waveform generation 01: Triangle wave 10: Noise waveform 11: Sine wave

Page 923 2022/09/30

23.3 Registers TMPM369FDFG/XBG

23.3.5 DACTCTLx (waveform trigger control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	DACCLR	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	SWTRG
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function	
31-16	-	W	Write as "0".	
15	DACCLR	W	Initializing control of DAC	
			0:-	
			1:Clear requests	
			Clears output buffer and initialize the waveform generation circuit	
14-1	_	W	Write as "0".	
0	SWTRG	W	Software output control	
			0:-	
			1: Output	
			While <trgsel>=000 is set, if <swtrg>=1 is set, data transfer is executed.</swtrg></trgsel>	
			(Note) Writable only when <trgen>=1 is set.</trgen>	



23.3.6 DACVCTLx (VOUTHOLD adjustment register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	•	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		VHOL	.DCTB			VHOL	.DCTF	
After reset	1	0	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-4	VHOLDCTB	R/W	Post adjustment register for VOUTHOLD time 0000: Prohibited 0001 to 1111: Adjustment value (0x1 to 0xF)
3-0	VHOLDCTF	R/W	Pre adjustment register for VOUTHOLD time 0000: Prohibited 0001 to 1111: Adjustment value (0x1 to 0xF)

Page 925 2022/09/30

23.4 Operational Description

23.4 Operational Description

23.4.1 Trigger Function

When the digital-analog converter is used, analog output values are required to update using the trigger function. To use the trigger function, set a trigger source to DACDCTLx<TRGSEL> then set "1" to <TRGEN>. When triggers are generated, analog output values are updated according to a value of DAREGx<DAC>. The trigger sources can be chosen among a 16-bit timer, an external trigger pin and software.

23.4.2 µDMA controller interlocking function

When DACDCTLx<DMAEN>="1" is set, data transfer to DACREGx<DAC> is enabled using μ DMA controller. Waveform output interlocking with trigger function is enabled as well. How to use μ DMA controller is described in Chapter " μ DMA controller".

The following procedure is an example how to output an arbitrary waveform using external trigger and μDMA controller.

- 1. Sets μDMA controller
- 2. Sets DACCNTx<VREFON>="1" and <OP>="1"
- 3. Sets DACTCTLx<DACCLR>="1"
- 4. Sets VOUTHOLD time to DACVCTLx<VHOLDCTB>, <VHOLDCTF>
- 5. Sets DACDCTLx<OFFSET>="000", <AMPSEL>="00", <TRGSEL>="001", <TRGEN>="1", <DMAEN>="1" and <WAVE>="00"



23.4.3 Waveform Generation Function

The waveform generation function can be output sine waves, triangle waves and noise waveforms by setting output waveform to DACDCTLx<WAVE>. When sine waves or triangle waves are set, amplitude of output value and offset value can be set toDACDCTLx<AMPSEL> and <OFFSET> respectively.

Once the trigger which is set to DACDCTLx<TRGSEL> occurs, data in ROM table is read via ROM interface to output waveforms. Data setting is executed per one trigger. To output one cycle waveform, N time data setting is required.

Note: A value of N varies according to output waveforms.

Table 23-1 The value of <OFFSET> and <AMPSEL> when sine waves and triangle waves are output

<ampsel></ampsel>	<offset></offset>	Output level (min.)	Output level (max)	
00	000	AVDD3_DA × 0/8 (note)	AVDD3_DA × 8/8 (note)	
	000	AVDD3_DA × 0/8 (note)	AVDD3_DA × 4/8	
01	001	AVDD3_DA × 1/8	AVDD3_DA × 5/8	
()A/ban the ampli	010	AVDD3_DA × 2/8	AVDD3_DA × 6/8	
(When the amplitude is 50%)	011	AVDD3_DA × 3/8	AVDD3_DA × 7/8	
	100	AVDD3_DA × 4/8	AVDD3_DA × 8/8 (note)	
	000	AVDD3_DA × 0/8 (note)	AVDD3_DA × 2/8	
	001	AVDD3_DA × 1/8	AVDD3_DA × 3/8	
10	010	AVDD3_DA × 2/8	AVDD3_DA × 4/8	
(Mhan tha ampli	011	AVDD3_DA × 3/8	AVDD3_DA × 5/8	
(When the amplitude is 25%)	100	AVDD3_DA × 4/8	AVDD3_DA × 6/8	
	101	AVDD3_DA × 5/8	AVDD3_DA × 7/8	
	110	AVDD3_DA × 6/8	AVDD3_DA × 8/8 (note)	

Note: About the output level near the full scale or zero point, refer to the 10-bit D/A Convertor Electrical characteristics in Electrical characteristics.

23.4.3.1 Sine Wave Output

When sine waves are output, set DACDCTLx<WAVE>="11". A waveform cycle is determined by the trigger generation interval. To output one cycle waveform, 2048-time data read is required. The cycle is calculated as follows; the trigger generation interval × 2048.

The following shows an example that the 50% amplitude triggered by 16-bit timer and sine waves with 1/8 offset are configured.

- 1. Sets DACCNTx<VREFON>="1", <OP>="1"
- 2. Sets DACTCTLx<DACCLR>="1"
- 3. Sets VOUTHOLD time to DACVCTLx<VHOLDCTB>, <VHOLDCTF>
- 4. Sets DACDCTLx<0FFSET>="001", <AMPSEL>="01", <TRGSEL>="010", <TRGEN>="1", <DMAEN>="0" and <WAVE>="11"
- 5. Sets the 16-bit timer interrupt

AMPSEL=1/2VDD, OFFSET=0VDD

AMPSEL=1/2VDD, OFFSET=0VDD

AMPSEL=1/2VDD, OFFSET=2/8VDD

AMPSEL=1/2VDD, OFFSET=2/8VDD

Figure 23-2 Sine wave output



23.4.3.2 Triangle Wave Output

When triangle waveforms are output, set DACDCTLx<WAVE>="01". A waveform cycle is determined by the set amplitude and the trigger generation intervals. The cycle is calculated as follows:


The following shows an example that the 50% amplitude triggered by 16-bit timer and the triangle waves with 1/8 offset are configured.

- 1. Sets DACCNTx<VREFON>="1", <OP>="1"
- 2. Sets DACTCTLx<DACCLR>="1"
- 3. Sets VOUTHOLD time to DACVCTLx<VHOLDCTB>, <VHOLDCTF>
- 4. Sets DACDCTLx<0FFSET>="001", <AMPSEL>="01", <TRGSEL>="010", <TRGEN>="1", <DMAEN>="0" and <WAVE>="01"
- 5. Sets the 16-bit timer interrupt


Table 23-2 Relationship between amplitude of triangle wave and waveform cycles

Amplitude of triangle wave	Number of data reads per one cycle	Waveform cycle
00	2046	Interrupt interval × 2046
01 (When the amplitude is 50%)	1022	Interrupt interval × 1022
10 (When the amplitude is 25%)	510	Interrupt interval × 510

AMPSEL=1/1VDD, OFFSET=0VDD



AMPSEL=1/2VDD, OFFSET=0VDD



AMPSEL=1/2VDD, OFFSET=1/8VDD

AMPSEL=1/2VDD, OFFSET=2/8VDD



Figure 23-3 Triangle wave output

Page 929 2022/09/30

23.4 Operational Description

23.4.3.3 Noise Waveform Output

When "10" is set to DACDCTLx<WAVE>, white noise is output. A waveform cycle is determined by the trigger interval. To output one cycle waveform, 1023-time data read is required. The cycle is calculated as follows; the trigger generation interval ×1023.

The following shows an example that noise waveforms is output triggered by software trigger.

- 1. Sets DACCNTx<VREFON>="1", <OP>="1"
- 2. Set DACTCTLx<DACCLR>="1"
- 3. Sets VOUTHOLD time to DACVCTLx<VHOLDCTB>, <VHOLDCTF>
- 4. Sets DACDCTLx<OFFSET>="00", <AMPSEL>="00", <TRGSEL>="000", <TRGEN>="1", <DMAEN>="0" and <WAVE>="10"
- 5. Sets DACTCTLx<SWTRG>="1" periodically

23.4.4 Low Consumption Mode

When DACCNTx<VREFON>="0" is set, VREF is cut. This causes that VREF are becomes same voltage as AVREFL, so that the consumption current will be reduced. When DACCTLx<OP>="0" is set, the DAC operation is stopped and analog output pin becomes Hi-Z.

When transferring to the low power consumption mode, set DACCNT<OP>="0" and <VREFON>="0".

Table 23-3 Relationship between DACCNTx register setting value and analog output value

DACCNT	x register	A 1
<op></op>	<vrefon></vrefon>	Analog output value
0	0	Hi-Z
0	1	Hi-Z
1	0	0V (to 0.2V) (Note)depending on current value.
1	1	DACREGx <dac> register value</dac>



23.4.5 VOUTHOLD Time Adjustment Function

DACVCTLx<VHOLDCTB>, <VHOLDCTF> is a register to set a waiting time for waveform outputs until stabilizing. Note that DACVCTLx<VHOLDCTB>, <VHOLDCTF> is not modified while VOUTHOLD signal is ON.

23.4.6 Settling Time

The settling time Tstlng is a time from rising of VOUTHOLD signal to stabilization of waveform. The setling time Tstlng is depended on DACVCTLx<VHOLDCTB>, <VHOLDCTF>.

When fsys is 80MHz, VHOLDCTB=200ns and VHOLDCTF=25ns is set, the settling time tstlng is 3µs in maximum. If the amount of variable is within 16LSB, the settling time is 1µs in maximum.




Figure 23-4 VOUTHOLD and settling time

Table 23-4 The value of VHOLDCTB/VHOLDCTF (min.)

form (NALIE)		VHOLD time (mi	Tstlng(max) - Tvhld [μs]			
fsys [MHz]	<vholdctb></vholdctb>	<vholdctf></vholdctf>	Tvhld [s]	16LSB	max	
70 <fsys≤80< td=""><td>1000</td><td>0001</td><td>2/fsys × 9</td><td></td><td></td></fsys≤80<>	1000	0001	2/fsys × 9			
60 <fsys≤70< td=""><td>0111</td><td>0001</td><td>2/fsys × 8</td><td></td><td rowspan="5">2.775</td></fsys≤70<>	0111	0001	2/fsys × 8		2.775	
50 <fsys≤60< td=""><td>0110</td><td>0001</td><td>2/fsys × 7</td><td></td></fsys≤60<>	0110	0001	2/fsys × 7			
40 <fsys≤50< td=""><td>0101</td><td>0001</td><td>2/fsys × 6</td><td>0.775</td></fsys≤50<>	0101	0001	2/fsys × 6	0.775		
30 <fsys≤40< td=""><td>0100</td><td>0001</td><td>2/fsys × 5</td><td>0.775</td></fsys≤40<>	0100	0001	2/fsys × 5	0.775		
20 <fsys≤30< td=""><td>0011</td><td>0001</td><td>2/fsys × 4</td><td></td></fsys≤30<>	0011	0001	2/fsys × 4			
10 <fsys≤20< td=""><td>0010</td><td>0001</td><td>2/fsys × 3</td><td></td><td></td></fsys≤20<>	0010	0001	2/fsys × 3			
1 <fsys≤10< td=""><td>0001</td><td>0001</td><td>2/fsys × 2</td><td></td><td colspan="2"></td></fsys≤10<>	0001	0001	2/fsys × 2			

23. Digital Analog Converter (DAC)

23.4 Operational Description TMPM369FDFG/XBG



24. 16-bit Multi-Purpose Timer (MPT)

24.1 Outline

TMPM369FDFG/XBG have four channels of multi-purpose timer (MPT). The MPT provides three operational modes as follows.

<Timer mode>

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable rectangular waveform output (PPG, one output) mode
- Pulse width measurement (capture)

<IGBT mode>

- 16-bit programmable rectangular waveform output (PPG, two outputs) mode
- · External trigger start
- · Cycle match detection
- · Emergency stop function

<PMD mode>

• 3-phase motor control mode

Hereafter, "x" indicates a channel number.

Note: MPT2 and MPT3 do not have PMD mode.

24.2 Specification Differences in Channel line-up

Each channel (MPT0-MPT3) operates independently and identically except the differences shown in the Table 24-1.

Table 24-1 MPT specification differences in channel line-up.

Specification		External pin								
Channel	External clock/ capture trigger input pin	Timer flip-flop output pin	IGBT input pin	IGBT output pin	PMD input pin	PMD output pin				
Channel 0	MTTB0IN	MTTB0OUT	GEMG0 MT0IN	MTOUT00 MTOUT10	EMG0	UO0,VO0, WO0,XO0, YO0,ZO0				
Channel 1	MTTB1IN	MTTB1OUT	GEMG1 MT1IN	MTOUT01 MTOUT11	EMG1	UO1,VO1, WO1,XO1, YO1,ZO1				
Channel 2	MTTB2IN	MTTB2OUT	GEMG2 MT2IN	MTOUT02 MTOUT12	-	-				
Channel 3	MTTB3IN	MTTB3OUT	GEMG3 MT3IN	MTOUT03 MTOUT13	-	-				

Page 933 2022/09/30

4.3 Block Diagram TMPM369FDFG/XBG

24.3 Block Diagram

The MPT consists of three modules including a timer, IGBT and PMD. Each module is switched by registers.




Figure 24-1 Block Diagram of MPTx

Note: MPT2 and MPT3 do not have PMD mode.



24.4 Operation Description of Timer Mode

24.4.1 Block Diagram




Figure 24-2 Block Diagram of Timer Mode

Page 935 2022/09/30

24.4.2 Registers categorized by timer mode channel

This section describes registers and addresses of each channel.

Channel x	Base Address			
Channel 0	0x400C_7000			
Channel 1	0x400C_7100			
Channel 2	0x400C_7200			
Channel 3	0x400C_7300			

Register name (x=0 to 3)		Address (Base+)
MPT enable register	MTxEN	0x0000
MPT RUN register	MTxRUN	0x0004
MPT control register	MTxTBCR	0x0008
MPT mode register	MTxTBMOD	0x000C
MPT flip-flop control register	MTxTBFFCR	0x0010
MPT status register	MTxTBST	0x0014
MPT interrupt mask register	MTxTBIM	0x0018
MPT up-counter register	MTxTBUC	0x001C
MDT register	MTxRG0	0x0020
MPT register	MTxRG1	0x0024
MPT capture register	MTxCP0	0x0028
MF1 capture register	MTxCP1	0x002C



24.4.3 MTxEN (MPT enable register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset						- 0	9 - 0	-
	-	-	-	-	-	-	-	-
	- 0	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	MTEN	R/W	Specifies MPT operation.
			0: Disable
			1: Enable
			When MTEN is disabled, feeding clock to other registers of MPT module is stopped, so that power consumption can be reduced. (Read or write to other registers cannot be done.)
6	MTHALT	R/W	Specifies MPT operation when core halts (debug break).
			[TMR function]
			0: Clock stopping operation is disabled while core halts.
			1: Clock stopping operation is enabled while core halts.
			[IGBT function]
			0: Not control clock stopping operation and MTOUT0x/MTOUT1x output.
			1: Clock stopping operation is enabled while core halt. It controls MTOUT0x/MTOUT1x output according to the MTxIGEMGCR <igemgoc> setting.</igemgoc>
5-1	-	R	Read as "0".
0	MTMODE	R/W	Specifies operation modes
			0: Timer mode
			1: IGBT mode

Note: When MPT is used, MPT operation is enabled (<MTEN>="1")before each register of MPT module is set. Even if MPT operation is disabled after MPT is stopped, each register setting is maintained.

Page 937 2022/09/30

24.4.4 MTxRUN (MPT RUN register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	MTPRUN	-	MTRUN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as "0".
2	MTPRUN	R/W	Controls MPT prescaler operation 0: Stops prescaler operation. Prescaler is cleared to "0". 1: Starts prescaler operation.
1	-	R	Read as "0".
0	MTRUN	R/W	Controls MPT counting operation 0: Stops counting operation. Counter is cleared to "0". 1: Starts counting operation.



24.4.5 MTxTBCR (MPT control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MTTBWBF	-	-	-	MTI2TB	-	MTTB TRGSEL	MTTBCSSEL
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	MTTBWBF	R/W	Specifies double buffer to enable/disable
			0:Disabled
			1:Enabled
6-5	-	R/W	Write "0".
4	-	R	Read as "0".
3	MTI2TB	R/W	Controls clock operation to star/stop in IDLE mode
			0:Stop
			1:Start
2	-	R	Read as "0".
1	MTTBTRGSEL	R/W	Selects rising or falling edge of external trigger.
			0:Rising edge
			1:Falling edge
0	MTTBCSSEL	R/W	Selects how to start counting
			0:Soft start
			1:External trigger

Note 1: Do not modify MTxTBCR during timer in operation (MTxRUN<MTRUN>="1").

Note 2: In the IGBT mode, double-buffering is automatically enabled regardless of <MTTBWBF> setting.

24.4.6 MTxTBMOD (MPT mode register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	MTTBRSWR	MTTBCP	MTTBCPM MTTBCLE MT		MTTI	BCLK	

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as "0".
6	MTTBRSWR	R/W	Controls the write timing to timer register 0 and 1 when double-buffer is used.
			0: If either timer register 0 or timer register 1 is prepared to be written, one register can be written at a time.
			1: If both timer register 0 and timer register 1 are not prepared, timer register cannot be written.
5	MTTBCP	W	Controls software capture
			0: Capture count values to the capture register 0 (MTxCP0)
			1: Don't care
4-3	MTTBCPM[1:0]	R/W	Sets capture timing
			00: Capture is disabled.
			01: At the rising edge of MTTBxlN input, counter values are captured to the capture register 0 (MTxCP0)
			10: At the rising edge of MTTBxIN input, counter values are captured to the capture register 0 (MTxCP0).
			At the falling edge of MTTBxIN input, counter values are captured to the capture register 1 (MTxCP1).
			11: Capture is disabled.
2	MTTBCLE	R/W	Clear MPT up-counter
			0: Clear is disabled.
			1: Clear MPT up-counter by matching with timer register 1 (MTxRG1)
1-0	MTTBCLK[1:0]	R/W	Selects timer count clock of MPT
			00: MTTBxIN input
			01: φΤ1
			10: φΤ4
			11: φΤ16

Note 1: MTxTBMOD<MTTBCP> reads as "1".

Note 2: Do not modify MTxTBMOD during timer in operation (MTxRUN<MTRUN>="1").



24.4.7 MTxTBFFCR (MPT flip-flop control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
bit symbol After reset	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0
				0 4		0 2	0	
		0	0	-	0		1	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-6	-	R	Read as "11".
5	MTTBC1T1	R/W	Controls timer flip-flop reverse when up-counter values are captured to the capture register 1 (MTxCP1). 0: MTxFF0 does not reverse. 1: MTxFF0 reverses.
4	MTTBC0T1	R/W	Controls timer flip-flop reverse when up-counter values are captured to the capture register 1 (MTxCP0) 0: MTxFF0 does not reverse. 1: MTxFF0 reverses.
3	MTTBE1T1	R/W	Controls timer flip-flop reverse when up-counter values and the timer register 1 (MTxRG1) are matched. 0: MTxFF0 does not reverse. 1: MTxFF0 reverses.
2	MTTBE0T1	R/W	Controls timer flip-flop reverse when up-counter values and the timer register 1 (MTxRG0) are matched. 0: MTxFF0 does not reverse. 1: MTxFF0 reverses.
1-0	MTTBFF0C	R/W	Controls timer flip-flop 00: Reverses a value of MTxFF0. 01: Sets "1" to MTxFF0. 10: Sets "0" MTxFF0 to clear. 11: Don't care. Read as "11".

Note: Do not modify MTxTBFFCR during timer in operation (MTxRUN<MTRUN>="1").

Page 941 2022/09/30

24.4.8 MTxTBST (MPT status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	MTTBINT TBOF	MTTBINTTB1	MTTBINTTB0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as "0".
2	MTTBINTTBOF	R	Indicates the status of up-counter overflow interrupt generation. 0: No interrupt generation 1: Interrupt generation
1	MTTBINTTB1	R	Indicates the interrupt generation by matching with timer register 1 (MTxRG1) 0: No interrupt generation 1: Interrupt generation
0	MTTBINTTB0	R	Indicates the interrupt generation by matching with timer register 0 (MTxRG0) 0: No interrupt generation 1: Interrupt generation

Note: Once any interrupt generates, corresponding flag in MTxTBST register is set to notify CPU of an interrupt generation. If MTxTBST register is read, the flag is cleared to "0".



24.4.9 MTxTBIM (MPT interrupt mask register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	MTTBIMOF	MTTBIM1	MTTBIM0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as "0".
2	MTTBIMOF	R/W	Controls up-counter overflow interrupt to mask 0: Not mask interrupt 1: Masks interrupt
1	МТТВІМ1	R/W	Controls to mask the interrupt when the match between timer register 1 (MTxRG1) and up-counter. 0: Not mask interrupt 1: Masks interrupt
0	МТТВІМО	R/W	Controls to mask the interrupt when the match between timer register 0 (MTxRG0) and up-counter. 0: Not mask interrupt 1: Masks interrupt

 $Note: MTxTBST \ reflects \ interrupt \ requests \ even \ though \ \textbf{MTxTBIM} \ \textbf{masks} \ \textbf{interrupts}.$

Page 943 2022/09/30

24.4.10 MTxTBUC (MPT read capture register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MT	UC			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				MT	UC .			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MTUC[15:0]	R	Reading MTxTBUC captures the current up-counter value.

24.4.11 MTxRG0/MTxRG1 (MPT timer register)

MTxRG0

WITAITOO								
	31	30	29	28	27	26	25	24
bit symbol	-	-	•	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-		-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MTI	RG0			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				MTI	RG0			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MTRG0[15:0]	R/W	Timer count value
			[Timer mode]
			When up-counter values match with MTRG0[15:0], match detection interrupt (INTMTTBx0) occurs.
			Also, MTTBxOUT can be reversed when matching,
			[IGBT mode]
			When up-counter values match with MTRG0[15:0], MTOUT0x becomes active level.

Note 1: Use half word access or word access.

Note 2: Set to the condition of 0x0000 < MTxRG0 < MTxRG1 ≤ MTxIRG40 ≤ 0xFFFF.



MTxRG1

	31	30	29	28	27	26	25	24		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol				MT	RG1					
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		MTRG1								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MTRG1[15:0]	R/W	Timer count value [Timer mode] When up-counter values match with MTRG1[15:0], match detection interrupt (INTMTTBx1) occurs. Also, MTTBxOUT can be reversed when matching. [IGBT mode] When up-counter values match with MTRG1[15:0], MTOUT0x becomes inactive level.

Note 1: Use half word access or word access.

Note 2: Set to the condition of $0x0000 < MTxRG0 < MTxRG1 \le MTxIRG40 \le 0xFFFF$.

Page 945 2022/09/30

MTxCP0 /MTxCP1 (MPT capture register) 24.4.12

MTnCP0

	31	30	29	28	27	26	25	24		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol				MT	CP0					
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		MTCP0								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function			
31-16	-	R	Read as "0".			
15-0	MTCP0[15:0]	R	Read captured up-counter values.			

MTnCP1

	31	30	29	28	27	26	25	24		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol				MT	CP1					
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		MTCP1								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MTCP1[15:0]	R	Read captured up-counter values.

Note: During the timer stopping, a value of timer counter (MTUCx) cannot be read. When the timer stops, a value previously captured is held and the value can be read.

24.5 Operational Description categorized by circuit

24.5.1 Prescaler

This 4-bit prescaler generates the source clock for up-counter MTUCx.



Input clock ϕ T0 to the prescaler is chosen among fperiph/1, fperiph/2, fperiph/4, fperiph/8, fperiph/16 and fperiph/32 by specifying with CGSYSCR<PRCK[2:0]>. This peripheral clock (fperiph) is either fgear specified with CG SYSCR<FPSEL> or fc that is pre-divided clock gear.

Prescaler is set to enable/disable with MTxRUN<MTPRUN>. When MTxRUN<MTPRUN> is set to "1", counting starts. When MTxRUN<MTPRUN> is set to "0", the counter is stopped and cleared. Table 24-2 shows prescaler output clock resolutions.

Page 947 2022/09/30

Table 24-2 Prescaler output clock resolutions (fc = 80MHz)

Peripheral clock se-	Clock gear value	Prescaler clock se- lection	Pres	scaler output clock fund	ction
rection <fpsel></fpsel>	lection Clock gear value		φΤ1	φΤ4	φT16
		000 (fperiph/1)	fc/2¹ (0.025 µs)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)
		001 (fperiph/2)	fc/2² (0.05 µs)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)
	000 (f-)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)
	000 (fc)	011 (fperiph/8)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	fc/2² (0.05 µs)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 µs)
		001 (fperiph/2)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 µs)
	400 (5 (0)	010 (fperiph/4)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 μs)
	100 (fc/2)	011 (fperiph/8)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
		100 (fperiph/16)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 µs)
		101 (fperiph/32)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 μs)	fc/2 ¹¹ (25.6 µs)
		000 (fperiph/1)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)
		001 (fperiph/2)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 μs)
0 (5	101 (fc/4)	010 (fperiph/4)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
0 (fgear)		011 (fperiph/8)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		100 (fperiph/16)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 μs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)
		000 (fperiph/1)	fc/24 (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)
		001 (fperiph/2)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
	440 (5-10)	010 (fperiph/4)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 μs)
	110 (fc/8)	011 (fperiph/8)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 μs)	fc/2 ¹¹ (25.6 µs)
		100 (fperiph/16)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)
		101 (fperiph/32)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102.4 µs)
		000 (fperiph/1)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
		001 (fperiph/2)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 μs)
	111 (fa/46)	010 (fperiph/4)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)
	111 (fc/16)	011 (fperiph/8)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 μs)
		100 (fperiph/16)	fc/2 ⁹ (6.4 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹³ (102.4 µs)
		101 (fperiph/32)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹² (51.2 µs)	fc/2 ¹⁴ (204.8 µs)



Table 24-2 Prescaler output clock resolutions (fc = 80MHz)

Peripheral clock se-	Clock gear value	Prescaler clock se-	Pres	scaler output clock fun	ction
lection <fpsel></fpsel>	<gear[2:0]></gear[2:0]>	lection <prck[2:0]></prck[2:0]>	φΤ1	φΤ4	φT16
		000 (fperiph/1)	fc/2 ¹ (0.025 µs)	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)
		001 (fperiph/2)	fc/2² (0.05 μs)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 μs)
	000 (5.)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)
	000 (fc)	011 (fperiph/8)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 μs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	-	fc/2³ (0.1 μs)	fc/2 ⁵ (0.4 µs)
		001 (fperiph/2)	fc/2² (0.05 μs)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 μs)
	400 (5-10)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)
	100 (fc/2)	011 (fperiph/8)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	-	fc/2³ (0.1 µs)	fc/2 ⁵ (0.4 μs)
		001 (fperiph/2)	-	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 µs)
4.60	101 (fc/4)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)
1 (fc)		011 (fperiph/8)	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	1	-	fc/2 ⁵ (0.4 µs)
		001 (fperiph/2)	1	fc/2 ⁴ (0.2 µs)	fc/2 ⁶ (0.8 µs)
	110 (fo/0)	010 (fperiph/4)	-	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 µs)
	110 (fc/8)	011 (fperiph/8)	fc/2 ⁴ (0.2 μs)	fc/2 ⁶ (0.8 µs)	fc/28 (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 µs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/28 (3.2 µs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	-	-	fc/2 ⁵ (0.4 µs)
		001 (fperiph/2)	-	-	fc/2 ⁶ (0.8 µs)
	111 (fa/46)	010 (fperiph/4)	-	fc/2 ⁵ (0.4 μs)	fc/2 ⁷ (1.6 μs)
	111 (fc/16)	011 (fperiph/8)	-	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁷ (1.6 μs)	fc/2 ⁹ (6.4 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 μs)	fc/2 ⁸ (3.2 μs)	fc/2 ¹⁰ (12.8 µs)

Note 1: Prescaler output clock ϕ Tn must satisfy the condition of ϕ Tn <fsys. (ϕ Tn must be slower than fsys.)

Page 949 2022/09/30

Note 2: Do not change the clock gear during timer in operation.

Note 3: In the above table, "-" indicates prohibition.

24.5.2 Up-Counter (MTUC0)

This counter is a 16-bit binary counter.

· Source clock

The source clock can be set with MTxTBMOD<MTTBCLK[1:0]>.

Prescaler output clock can choose among φT1, φT4, φT16 or external clock of MTTBxIN pin.

Start/Stop counter operation

Counter operation is set with MTxRUN<MTRUN>. When <MTRUN>="1" is set, counter operation starts. When <MTRUN>="1" is set, the counter is stopped and cleared at the same time.

When a value of up-counter MTUCx detects the match with a setting value of timer register MTxRG0/MTxRG1, INTMTTB0x or INTMTTB1x occurs.

- Counter clear timing
 - 1. Comparing a match

If MTxTBMOD<MTTBCLE>="1" is set, the counter is cleared when comparing matches with MTxRG1.

If MTxTBMOD<MTTBCLE>="0" is set, the counter becomes a free-running counter.

2. Counter stopping

If MTxRUN<MTRUN>="0" is set, the counter is stopped and cleared.

Overflow of the counter

If MTUCx is overflowed, an overflow interrupt INTMTTB0x occurs.



24.5.3 Timer Register (MTxRG0, MTxRG1)

Timer register sets a values to compare with up-counter MTUCx. Comparator compares a value of timer register with a value of up-counter. If these two are matched, the match detection signal is output.

· Structure

In the timer register, MTxRG0/1 is double-buffering structure paired with register buffer.

Double-buffer is set to enable/disable with MTxTBCR<MTTBWBF>. If <MTTBWBF>="0" is set, double-buffer is disabled. If <MTTBWBF>="1" is set, double-buffer is enabled.

While double-buffer is enabled, data transfer is taken place from register buffer 0 to timer register MTxRG0/1 when MTUCx matches with MTxRG1.

· Initial state

After reset, MTxRG0 and MTxRG1 are undefined and double-buffer is disabled.

- · How to set
 - 1. If double-buffer is not used.

Use half-word access or word access

2. If double-buffer is used.

MTxRG0 and 1, and register buffer 0 and 1 are assigned to the same address respectively.

When <MTTBWBF> is "0", MTxRG0 and 1 and each register buffer are written the same value. When <MTTBWBF> is "1", only corresponding register buffer is written data. Thus when writing the initial value to timer register, set as follows; firstly register buffer is disabled, secondly timer register is written data, thirdly <MTTBWBF> is set to "1". Finally next data is written to register buffer.

24.5.4 Capture Control

This circuit controls the timing when a value of up-counter MTUCx is latched by capture register MTxCP0/MTxCP1. This latch timing is set with MTxTBMOD<MTTBCPM[1:0]>.

Also the timing is controlled by software. Every time MTxTBMOD<MTTBCP> is set to "0", a value of MTUCx is captured to the capture register MTxCP0 at the time. Note that prescaler must be set to RUN status (MTxRUN<MTPRUN> "1").

24.5.5 Capture Register (MTxCAP0、MTxCAP1)

This register captures a value of up-counter MTUCx.

24.5.6 Up-counter Capture Register (MTxTBUC)

Besides the capture function using capture control circuit, current counter value of up-counter (MTUC0) is also captured by reading MTxTBUC register.

24.5.7 Comparators (CP0, CP1)

This comparator detects the match comparing a value of up-counter (MTUCx) with a setting value of timer register MTxRG0/MTxRG1. If these values are matched, INTMTTBx0 or INTMTTBx1 occurs.

24.5.8 Timer Flip-flop (MTxFF0)

Timer flip-flop circuit (MTxFF0) reverses by a match signal from comparators or a latch signal to the capture register. This reverse is enabled/disabled with MTxTBFFCR<MTTBC1T1, MTTBC0T1, MTTBE1T1, MTTBE0T1>.

After reset, a value of MTxFF0 is undefined. If MTxTBFFCR<MTTBFF0C[1:0]> is set to "00", the reverse is enabled. If MTxTBFFCR<MTTBFF0C[1:0]> is set to "01", MTxFF0 is set to "1". MTxTBFFCR<MTTBFF0C[1:0]> is set to "10", MTxFF0 is set to "0" to clear.

A value of MTxFF0 can be output to timer output pin MTTBxOUT. If timer output is used, port related registers (PxCR and PxFR) must be set beforehand.

24.5.9 Capture Interrupts (INTMTCAPx0, INTMTCAPx1)

Capture interrupts (INTMTCAPx0 and INTMTCAPx1) occur respectively at the timing when data is latched to each capture register (MTxCP0 and MTxCP1). Interrupt setting is set by CPU.



24.6 Operational Description in IGBT mode

24.6.1 Block Diagram




Figure 24-3 Block Diagram in IGBT mode

Page 953 2022/09/30

24.6.2 Registers in IGBT mode categorized by channel

This section describes registers and addresses of each channel.

Channel x	Base Address			
Channel 0	0x400C_7000			
Channel 1	0x400C_7100			
Channel 2	0x400C_7200			
Channel 3	0x400C_7300			

Register name (x=0 to 3)		Address (Base+)
MPT enable register	MTxEN	0x0000
MPT RUN register	MTxRUN	0x0004
MDT register	MTxRG0	0x0020
MPT register	MTxRG1	0x0024
MPT capture register	MTxCP0	0x0028
MP1 capture register	MTxCP1	0x002C
IGBT control register	MTxIGCR	0x0030
IGBT timer restart register	MTxIGRESTA	0x0034
IGBT timer status register	MTxIGST	0x0038
IGBT input control register	MTxIGICR	0x003C
IGBT output control register	MTxIGOCR	0x0040
	MTxIGRG2	0x0044
IGBT timer register 2, 3, 4	MTxIGRG3	0x0048
	MTxIGRG4	0x004C
IGBT EMG control register	MTxIGEMGCR	0x0050
IGBT EMG status register	MTxIGEMGST	0x0054



24.6.3 MTxEN (MPT enable register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	MTEN	MTHALT	-	-	-	-	-	MTMODE
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	MTEN	R/W	Specifies MPT operation.
			0: Disabled
			1: Enabled
			When MTEN is disabled, feeding clock to other registers of MPT module is stopped, so that power consumption can be reduced. (Read or write to other registers cannot be done.)
6	MTHALT	R/W	Specifies MPT operation when core halts (debug break).
			[TMR function]
			0: Clock stopping operation is disabled while core halts.
			1: Clock stopping operation is enabled while core halts.
			[IGBT function]
			0: Not control clock stopping operation and MTOUT0x/MTOUT1x output.
			1: Clock stopping operation is enabled while core halt. It controls MTOUT0x/MTOUT1x output according to the MTxIGEMGCR <igemgoc> setting.</igemgoc>
5-1	-	R	Read as "0".
0	MTMODE	R/W	Specifies operation mode.
			0: Timer mode
			1: IGBT mode

Note: When MPT is used, MPT operation is enabled (<MTEN>="1")before each register of MPT module is set. If MPT operation is disabled after MPT is stopped, each register setting is maintained.

Page 955 2022/09/30

24.6.4 MTxRUN (MPT RUN register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	MTPRUN	-	MTRUN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-3	-	R	Read as "0".
2	MTPRUN	R/W	Controls MPT prescaler operation 0: Stops prescaler operation. Prescaler is cleared to "0". 1: Starts prescaler operation.
1	-	R	Read as "0".
0	MTRUN	R/W	Controls MPT counting operation 0: Stops counting operation. Counter is cleared to "0". 1: Starts counting operation.



24.6.5 MTxRG0/MTxRG1 (MPT timer register)

MTxRG0

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MTI	RG0			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				MTI	RG0			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MTRG0[15:0]	R/W	Timer count value [Timer mode] When up-counter values match with MTRG0[15:0], match detection interrupt (INTMTTBx0) occurs. Also, when matching, MTTBxOUT can be reversed. [IGBT mode] When up-counter values match with MTRG0[15:0], MTOUT0x becomes active level.

Note 1: Use half word access or word access.

Note 2: Set to the condition of 0x0000 < MTxRG0 < MTxRG1 ≤ MTxlRG40 ≤ 0xFFFF.

Page 957 2022/09/30

MTxRG1

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MTI	RG1			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				MTI	RG1			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MTRG1[15:0]	R/W	Timer count value
			[Timer mode]
			When up-counter values match with MTRG1[15:0], match detection interrupt (INTMTTBx1) occurs.
			Also, MTTBxOUT can be reversed when matching.
			[IGBT mode]
			When up-counter values match with MTRG1[15:0], MTOUT0x becomes inactive level.

Note 1: Use half word access or word access.

Note 2: Set to the condition of 0x0000 < MTxRG0 < MTxRG1 ≤ MTxlRG40 ≤ 0xFFFF.



24.6.6 MTxCP0 /MTxCP1 (MPT capture register)

MTnCP0

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MT	CP0			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				MT	CP0			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MTCP0[15:0]	R	Read captured up-counter values.

MTnCP1

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MT	CP1			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				MT	CP1			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MTCP1[15:0]	R	Read captured up-counter values.

Note: During the timer stopping, a value of timer counter (MTUCx) cannot be read. When the timer stops, a value previously captured is held and the value can be read.

Page 959 2022/09/30

MTxIGCR (IGBT control register) 24.6.7

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	IGIDIS	IGF	PRD
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	IGSNGL	IGS	STP	IGS	STA	IGO	CLK
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-11	-	R	Read as "0".
10	IGIDIS	R/W	Controls an interrupt when commands start
			0: Enabled
			1: Disabled
9-8	IGPRD[1:0]	R/W	Chooses an interrupt cycle
			00: Every one cycle
			01: Every two cycles
			10: Every four cycles
			11: Reserved
7	-	R	Read as "0".
6	IGSNGL	R/W	Chooses IGBT operation
			0: Continuous operation
			1: Single operation
5-4	IGSTP[1:0]	R/W	Chooses stopping status
			00: Initial output status and counter immediately stops to clear
			01: Sustains output status and counter immediately stops to clear
			10: After cycle time has elapsed then counter stops to clear
			11: Reserved
3-2	IGSTA[1:0]	R/W	Chooses start mode
			00: Command start and trigger capture
			01: Command start and trigger start
			10: Trigger start
			11: Reserved
1-0	IGCLK[1:0]	R/W	Chooses a source clock of IGBT
			00: φΤ0
			01: φΤ1
			10: φΤ2
			11: φΤ4

Note 1: Do not modify MTxIGCR during timer in operation (MTxRUN<MTRUN>="1").

Note 2: When the counter stops after specified cycle time has elapsed, or counter is stopped with (MTxIGCR<IGSTP>="10") and cleared with MTxRUN<MTRUN>, check if the timer is stopped by cycle interrupt generation. Then change the setting and restart.



24.6.8 MTxIGRESTA (IGBT timer restart register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset						10 - 0	9 - 0	- 0
	-	-	-	-	-	-	-	-
	-	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as "0".
0	IGRESTA	W	Controls counting restart 0: Don't care 1: Restart Read as "0".

Note: If MTxIGRESTA<IGRESTA> is set to "1" during timer in operation, timer counter can be cleared and restart. Please check the status of output waveform before setting is changed.

24.6.9 MTxIGST (IGBT timer status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	IGST
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as "0".
0	IGST	R	Counter operation status 0: Stop 1: Operating

Page 961 2022/09/30

MTxIGICR (IGBT input control register) 24.6.10

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	IGTRGM	IGTRGSEL	-	-		IGNO	CSEL	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7	IGTRGM	R/W	Controls trigger edge accept mode
			0: Always accept
			1: Acceptance is disabled during active level
6	IGTRGSEL	R/W	Chooses start trigger edges and its active levels.
			0: Rising edge start and active level is "High".
			1: Falling edge start and active level is "Low".
5-4	-	R	Read as "0".
3-0	IGNCSEL[3:0]	R/W	Trigger input noise elimination time selection
			Noise elimination time is calculated with the following formula:
			IGNCSEL[3:0] × 16 / fsys
			0000: Noise filter is not used.
			0001: Noise elimination time 16 / fsys [s]
			0010: Noise elimination time 32 / fsys [s]
			0011: Noise elimination time 48 / fsys [s]
			0100: Noise elimination time 64 / fsys [s]
			0101: Noise elimination time 80 / fsys [s]
			0110: Noise elimination time 96 / fsys [s]
			0111: Noise elimination time 112 / fsys [s]
			1000: Noise elimination time 128 / fsys [s]
			1001: Noise elimination time 144 / fsys [s]
			1010: Noise elimination time 160 / fsys [s]
			1011: Noise elimination time 176 / fsys [s]
			1100: Noise elimination time 192 / fsys [s]
			1101: Noise elimination time 208 / fsys [s]
			1110: Noise elimination time 224 / fsys [s]
ı			1111: Noise elimination time 240 / fsys [s]

- Note 1: Do not modify MTxIGCR during timer in operation (MTxRUN<MTRUN>="1").
- Note 2: When MTxGCR<IGNCSEL[3:0]> is used, EMG protection circuit must be disabled (MTxIGEMGCR<IGEM-GEN>="0").
- Note 3: When MTxIGCR<IGNCSEL[3:0]> is changed, specified noise elimination time or more is required to start the timer with (MTxRUN<MTRUN>="1").



24.6.11 MTxIGOCR (IGBT output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	IGPOL1	IGPOL0	-	-	IGOEN1	IGOEN0
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-6	-	R	Read as "0".
5	IGPOL1	R/W	Indicates the initial state of MTOUT1x 0: Low 1: High
4	IGPOL0	R/W	Indicates the initial state of MTOUT0x 0: Low 1: High
3-2	-	R	Read as "0".
1	IGOEN1	R/W	Controls MTOUT1x output 0: Disable 1: Enable
0	IGOEN0	R/W	Control MTOUT0x output 0: Disabled 1: Enabled

Note: MTOUT0x/MTOUT1x output is changing according to a content of IGBT output control register (MTxIGOCR) regardless of timer in operation/stopping. Check the operation status before MTxGOCR is set.

Page 963 2022/09/30

24.6.12 MTxIGRG2 (IGBT timer register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-		IGF	RG2			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				IGF	RG2			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	IGRG2[15:0]	R/W	Timer count value
			When up-counter matches with IGRG2[15:0], MTOUT1x becomes active level.

Note 1: Use half-word access or word access.

Note 2: Set the value to the condition of 0<MTxIGRG2<MTxIGRG3≤MTxIGRG4≤0xFFFF.

MTxIGRG3 (IGBT timer register 3) 24.6.13

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				IGF	RG3			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				IGF	RG3			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	IGRG3[15:0]	R/W	Timer count value
			When up-counter matches with <igrg3[15:0]>, MTOUT1x becomes inactive level.</igrg3[15:0]>

Note 1: Use half-word access or word access.

Note 2: Set the value to the condition of 0<MTxIGRG2<MTxIGRG3≤MTxIGRG4≤0xFFFF.

Page 964 2022/09/30



24.6.14 MTxIGRG4 (IGBT timer register 4)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				IGF	RG4			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				IGF	RG4			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function				
31-16	-	R	Read as "0".				
15-0	IGRG4[15:0]	R/W	mer count value				
			Specifies IGBT mode cycle				

Note 1: Use half-word access or word access.

Note 2: Set the value to the condition of 0<MTxRG0<MTxRG1≤MTxIGRG4≤0xFFFF.

Note 3: Set the value to the condition of 0<MTxIGRG2<MTxIGRG3≤MTxIGRG4≤0xFFFF.

Page 965 2022/09/30

MTxIGEMGCR (IGBT EMG control register) 24.6.15

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	IGEMGCNT				-	IGEMGRS	IGEMGOC	IGEMGEN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-4	IGEMGCNT[3:0]	R/W	GEMG input noise elimination time selection
			Noise elimination time is calculated with the following formula:
			IGEMGCNT[3:0]×16 / fsys
			0000: Noise filter is not used.
			0001: Input noise elimination time 16 / fsys [s]
			0010: Input noise elimination time 32 / fsys [s]
			0011: Input noise elimination time 48 / fsys [s]
			0100: Input noise elimination time 64 / fsys [s]
			0101: Input noise elimination time 80 / fsys [s]
			0110: Input noise elimination time 96 / fsys [s]
			0111: Input noise elimination time 112 / fsys [s]
			1000: Input noise elimination time 128 / fsys [s]
			1001: Input noise elimination time 144 / fsys [s]
			1010: Input noise elimination time 160 / fsys [s]
			1011: Input noise elimination time 176 / fsys [s]
			1100: Input noise elimination time 192 / fsys [s]
			1101: Input noise elimination time 208 / fsys [s]
			1110: Input noise elimination time 224 / fsys [s]
			1111: Input noise elimination time 240 / fsys [s]
3	-	R	Read as "0".
2	IGEMGRS	W	Return from EMG protection status
			0: Don't care
			1: Returned (automatically cleared to "0".)
			(Read as "0".)
1	IGEMGOC	R/W	Set the polarity of MTOUT0x/MTOUT1x at EMG protection
			0: Inactive level
			1: High-impedance
0	IGEMGEN	R/W	Controls EMG protection circuit operation
			0: Disable
			1: Enable

Note: Do not modify MTxIGEMGCR during timer in operation (MTxRUN<MTRUN>="1").



24.6.16 MTxIGEMGST (IGBT EMG status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	15 -	14	13 -	12 -	11 -	10 -	9	8 -
bit symbol After reset				12 - 0		10 - 0	9 - 0	- 0
	-	-	-	-	-	-	-	-
	-	- 0	- 0	- 0	- 0	- 0	-	- 0

Bit	Bit Symbol	Туре	Function
31-2	-	R	Read as "0".
1	IGEMGIN	R	EMG input status after noise elimination
			0: Low
			1: High
0	IGEMGST	R	EMG protection status
			0: Normal operation
			1: During in protection
			Read value indicates EMG protection status

Page 967 2022/09/30

24.7 Operation Description categorized by circuit

24.7.1 Prescaler

This 4-bit prescaler generates the source clock for up-counter MTUCx.

Input clock ϕ T0 to the prescaler is chosen among fperiph/1, fperiph/2, fperiph/4, fperiph/8, fperiph/16 and fperiph/32 by specifying with CGSYSCR<PRCK[2:0]>. This peripheral clock (fperiph) is either fgear specified with CGSYSCR<FPSEL> or fc that is a pre-dividing clock gear.

Prescaler is set to enable/disable with MTxRUN<MTPRUN>. When MTxRUN<MTPRUN> is set to "1", counting starts. When MTxRUN<MTPRUN> is set to "0", the counter is stopped and cleared. Table 24-3 shows prescaler output clock resolutions.



Table 24-3 Prescaler output clock resolutions (fc = 80MHz)

Peripheral clock se-	Clock gear value	Prescaler clock se-		Prescaler outpu	it clock function	
lection <fpsel></fpsel>	<gear[2:0]></gear[2:0]>	lection <prck[2:0]></prck[2:0]>	φΤ0	φΤ1	φΤ2	φΤ4
		000 (fperiph/1)	fc (0.0125 µs)	fc/21 (0.025 µs)	fc/2² (0.05 µs)	fc/2 ³ (0.1 µs)
		001 (fperiph/2)	fc/21 (0.025 µs)	fc/2 ² (0.05 µs)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)
	000 (f-)	010 (fperiph/4)	fc/2² (0.05 µs)	fc/2³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)
	000 (fc)	011 (fperiph/8)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)
		100 (fperiph/16)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
		101 (fperiph/32)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
		000 (fperiph/1)	fc/21 (0.025 µs)	fc/22 (0.05 µs)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)
		001 (fperiph/2)	fc/2² (0.05 µs)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)
	100 (fo/2)	010 (fperiph/4)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)
	100 (fc/2)	011 (fperiph/8)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
		100 (fperiph/16)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
		101 (fperiph/32)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/29 (6.4 µs)
	101 (fc/4)	000 (fperiph/1)	fc/2² (0.05 µs)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)
		001 (fperiph/2)	fc/2 ³ (0.1 µs)	fc/2 ⁴ (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)
0 (6)		010 (fperiph/4)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
0 (fgear)		011 (fperiph/8)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
		100 (fperiph/16)	fc/26 (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/29 (6.4 µs)
		101 (fperiph/32)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)
		000 (fperiph/1)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)
		001 (fperiph/2)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
	110 (fo/9)	010 (fperiph/4)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
	110 (fc/8)	011 (fperiph/8)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/29 (6.4 µs)
		100 (fperiph/16)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)
		101 (fperiph/32)	fc/28 (3.2 µs)	fc/29 (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)
		000 (fperiph/1)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
		001 (fperiph/2)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
	111 (5-/10)	010 (fperiph/4)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/29 (6.4 µs)
	111 (fc/16)	011 (fperiph/8)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)	fc/2 ⁹ (6.4 µs)	fc/2 ¹⁰ (12.8 µs)
		100 (fperiph/16)	fc/28 (3.2 µs)	fc/29 (6.4 µs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)
		101 (fperiph/32)	fc/2 ⁹ (6.4 μs)	fc/2 ¹⁰ (12.8 µs)	fc/2 ¹¹ (25.6 µs)	fc/2 ¹² (51.2 µs)

Page 969 2022/09/30

Peripheral clock se-	Clock gear value	Prescaler clock se-		Prescaler outpu	t clock function	
lection <fpsel></fpsel>	<gear[2:0]></gear[2:0]>	lection <prck[2:0]></prck[2:0]>	φΤ0	φΤ1	φΤ2	φΤ4
		000 (fperiph/1)	fc (0.0125 µs)	fc/21 (0.025 µs)	fc/2 ² (0.05 µs)	fc/2 ³ (0.1 µs)
		001 (fperiph/2)	fc/21 (0.025 µs)	fc/2 ² (0.05 µs)	fc/23 (0.1 µs)	fc/24 (0.2 µs)
	000 (5.)	010 (fperiph/4)	fc/2 ² (0.05 µs)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)
	000 (fc)	011 (fperiph/8)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)
		100 (fperiph/16)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
		101 (fperiph/32)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
		000 (fperiph/1)	-	fc/21 (0.025 µs)	fc/2 ² (0.05 µs)	fc/23 (0.1 µs)
		001 (fperiph/2)	fc/21 (0.025 µs)	fc/2² (0.05 µs)	fc/2³ (0.1 µs)	fc/24 (0.2 µs)
	400 (5 (0)	010 (fperiph/4)	fc/2 ² (0.05 µs)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)
	100 (fc/2)	011 (fperiph/8)	fc/23 (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)
		100 (fperiph/16)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
		101 (fperiph/32)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
	101 (fc/4)	000 (fperiph/1)	-	-	fc/2 ² (0.05 µs)	fc/23 (0.1 µs)
		001 (fperiph/2)	-	fc/2 ² (0.05 µs)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)
4 (5)		010 (fperiph/4)	fc/2² (0.05 µs)	fc/23 (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)
1 (fc)		011 (fperiph/8)	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)
		100 (fperiph/16)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
		101 (fperiph/32)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
		000 (fperiph/1)	-	-	-	fc/2 ³ (0.1 µs)
		001 (fperiph/2)	-	-	fc/23 (0.1 µs)	fc/24 (0.2 µs)
	440 (5 (0)	010 (fperiph/4)	-	fc/2 ³ (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)
	110 (fc/8)	011 (fperiph/8)	fc/23 (0.1 µs)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/26 (0.8 µs)
		100 (fperiph/16)	fc/2 ⁴ (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
		101 (fperiph/32)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)
		000 (fperiph/1)	-	-	-	-
		001 (fperiph/2)	-	-	-	fc/24 (0.2 µs)
	444 (5 (40)	010 (fperiph/4)	-	-	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)
	111 (fc/16)	011 (fperiph/8)	-	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)
		100 (fperiph/16)	fc/24 (0.2 µs)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)
		101 (fperiph/32)	fc/2 ⁵ (0.4 µs)	fc/2 ⁶ (0.8 µs)	fc/2 ⁷ (1.6 µs)	fc/28 (3.2 µs)

Note 1: Prescaler output clock f ϕ Tn must satisfy the condition of ϕ Tn fsys. (ϕ Tn must be slower than fsys.)

Page 970 2022/09/30

Note 2: In the above table, "-" indicates prohibition.

Note 3: Do not change the clock gear during timer in operation.



24.7.2 Up-Counter (MTUCx)

This counter is a 16-bit binary counter.

· Source clock

The source clock can be set with MTxIGCR<IGCLK[1:0]>.

Prescaler output clock can be chosen among φT0, φT1, φT2, φT4

· Start/Stop counter operation

Counter operation is set with MTxRUN<MTRUN>. When <MTRUN>="1" is set, counter operation starts. When <MTRUN>="1" is set, the counter is stopped and cleared at the same time.

And when MTxIGRESTA<IGRESTA>="1" is set, counter is cleared and started count-up from zero.

- Counter clear timing
 - 1. Comparing a match

The counter is cleared when a value of up-counter (MTUCx) is match with MTxIGRG4.

2. Counter stopping

If Mx0RUN<MTRUN>="0" is set, the counter is stopped and cleared.

3. Counter restarts

If MTxIGRESTA<IGRESTA>="1" is set, the counter is cleared and counted-up from 0.

4. In trigger start mode

In trigger start mode, the counter is stopped and cleared when MTxIN pin becomes the stopping to clear level.

· Count-up & clear operation

Count-up & clear operation and setting cycle are described in the two cases respectively; one is the case that $\phi T0$ is chosen as a source clock, the other case is that $\phi T1$, $\phi T2$ or $\phi T4$ is chosen as a source clock.

1. φT0 is selected as a source clock

When ϕ T0 is selected as a source clock, two source clocks are required for match counting and clear counting, so that setting cycle is M+1.

2. φT1, φT2 or φT4 is selected as a source clock

When ϕ T1, ϕ T2 or ϕ T4 is selected as a source clock, one source clock is required for match counting and clear counting, so that setting cycle is M.



Figure 24-4 Count-up/clear operation when φT0 is selected as a source clock

Page 971 2022/09/30




Figure 24-5 Count-up/clear operation when φT1, φT2 or φT4 is selected as a source clock

24.7.3 Cycle Setting Register (MTxIGRG4)

This register sets the cycle of PPG output consisting of double-buffering structure. Data update timing is one cycle after when MTxIGRG4 matches with up-counter MTUCx clearing the counter. At this time, data transfer is taken place from register buffer 4 to timer register MTxIGRG4.

24.7.4 Timer register (MTxRG0, MTxRG1, MTxIGRG2, MTxIGRG3, MTxIGRG4)

This register sets a value to compare with up-counter MTUCx. When these are matched, the match detect signal is output. Timer register, MTxRG0/1, MTxIGRG2/3 are double-buffering structure paired with each register buffer. When MTxIGRG4 matches with up-counter MTUCx, the counter is cleared and data is updated at the same time. Also at this time, data transfer is taken place from register buffer 2/3 to timer register MTxIGRG2/3.

In IGBT mode, MTxRG0/1 is always double-buffering structure.

Write/read operation of timer registers (MTxRG0, MTxRG1, MTxIGRG2 and MTxIGRG3) and cycle register (MTxIGRG4)

1. Write

When timer is stopping, above registers can be written directly. In timer in operation, data is latched in each register. When MTxIGRG4 matches with up-counter MTUCx, the counter is cleared and data is updated at the same time.

2. Read

Read the current value of target register comparing with 16-bit comparator. A value of register buffer cannot be read.

Note: Use half-word access or word access.

24.7.5 Capture Control

If command start or capture mode is set, this circuit captures up-counter values (MTUCx) at the risinges and falling edges of MTxIN to MTxCP0 and MTxCP1 respectively.

Page 972 2022/09/30



24.7.6 Capture Register (MTxCAP0, MTxCAP1)

This register captures a value of up-counter MTUCx.

24.7.7 Comparators (CP0, CP1, CP2, CP3, CP4)

This comparator detects the match comparing a value of up-counter (MTUCx) with a setting value of timer register MTxRG0, MTxIGRG1, MTxIGRG2, MTxIGRG3 and MTxIGRG4.

24.7.8 MTOUT0x, MTOUT1x Output Control

When up-counter matches with timer register, MTOUT0x or MTOUT1x is output.

Initial setting of output pin is set with MTxIGOCR<IGPOL0,1>. After reset, initial state is low. When MTxIGOCR<IGPOL0,1>=0 is set, initial state is low. When MTxIGOCR<IGPOL0,1>=1 is set, initial state is high. Output control is set with MTxIGOCR<IGOEN0,1>. After reset, MTxIGOCR<IGOEN0,1> is disabled. If MTxIGOCR<IGOEN0,1> is enabled, set to 1.

24.7.9 Capture Interrupts (INTMTCAPx0,INTMTCAPx1)

Capture interrupts (INTMTCAPx0 and INTMTCAPx1) occur respectively when each capture register (MTxCP0 and MTxCP1) latches data. Interrupt setting is set by CPU.

24.7.10 Trigger Start Interrupt (INTMTTBx1)

When command start & trigger start mode or trigger start mode is chosen, trigger interrupt occurs when the edge specified with MTxIGCR<IGTRGSEL> is input and the counter starts. In the trigger capture mode, INTMTTBx1 interrupt does not generate at the trigger edge. When emergency output is stopping, a start trigger interrupt occurs.




Figure 24-6 Trigger start interrupt operation

24.7.11 Cycle Interrupt (INTMTTBx0)

When command start & trigger capture mode or command start & trigger start mode is chosen, a cycle interrupt occurs when count starts in command start or counter reaches to a value of counter cycle setting (MTxI-GREG4) (cycle finishes by matching with a value of cycle setting). Also, a cycle interrupt occurs by matching with a value of counter cycle when emergency output is stopping. Interrupt cycle can be set to among every one cycle, every two cycles or every four cycles with MTxIGCR<IGPRD[1:0]>.




Figure 24-7 Cycle interrupt operation

In command start, a cycle interrupt at the starting count is set to enable/disable with interrupt control register MTxIGCR<IGIDIS>. At starting command (MTxRUN<MTRUN> is set to "1"), if MTxIN pin is stopping level, counting does not start (INTMTTBx0 does not occur). Counting starts by trigger start edge and NTMTTBx1 occurs.

24.7.12 Basic Operation

Each MTOUT0x pin and MTOUT1x pin output PPG.

This circuit controls waveform by comparing data set in the timer register (MTxRG0/1, MTxIGRG2/3/4) with a value of 16-bit up-counter.






Figure 24-8 IGBT mode basic timing

24.7.13 Start modes

In IGBT mode, three start modes are available.

24.7.13.1 Command Start & Trigger Capture Mode

When MTxRUN<MTRUN> is set to "1", counting-up starts. If the counter reaches to the setting cycle, the counter is cleared. At this time, continuous mode is set with MTxIGCR<IGSNGL>, count-up starts again. If single mode is set, counting stops.

If MTxIGRESTA<IGRESTA> is set to "1" before reaching to the setting cycle, counter is cleared at this point and count-up continues.

Counter value at the rising edge/falling edge of MTxIN input can be stored to capture registers.




Figure 24-9 Continuous mode in command start

Page 975 2022/09/30

In the command start & trigger capture mode, when the counter starts, a counter value is captured at the each rising/falling edge of MTxIN input to each capture register (MTxCAP0 and MTxCAP1). When capture operation is done, INTMTCAPx0 and INTMTCAPx1 occur at each edge.




Figure 24-10 Capture operation

24.7.13.2 Command Start & Trigger Start Mode

When MTxRUN<MTRUN> is set to "1", count-up starts. If there is no trigger inputs to MTxIN input, same operation previously described in command start & capture mode starts. If an edge input specified with MTxIGICR<IGTRGSEL> to MTxIN pin exists, timer counting starts. While specified clear stopping level is input, the counter is not cleared. At the starting command (when MTxRUN<MTRUN> is set to "1"), if MTxIN pin is in the stopping level, the counter does not start (INTMTTBx1 does not generate). Counting starts by trigger start edge and NTMTTBx1 occurs. (Trigger input is prior to command start.)




Figure 24-11 Command start & trigger start

24.7.13.3 Trigger Start Mode

If an edge input specified with MTxIGICR<IGTRGSEL> exists, timer counting starts. While specified clear stopping level is input, the counter is not cleared.






Figure 24-12 Trigger Start

24.7.14 Single/Continuous Output Mode

Single/continuous output mode can be set with IGBT output.

24.7.14.1 Continuous Output Mode

At the starting timer (MTxRUN<MTRUN>="1"), if MTxIGCR<IGSNGL>="0" is set, continuous output mode is chosen. In the continuous output mode, specified continuous waveform can be output.

24.7.14.2 Single Output Mode

At the starting timer (MTxRUN<MTRUN>="1"), if MTxIGCR<IGSNGL>="1" is set, single output mode is chosen. In the single output mode, the counter stops after output every single cycle.

At the trigger starting, the counter stops until triggers are input. Counting starts by the specified trigger input, and after one cycle has elapsed, counting stops. If trigger starts again, set MTxRUN<MTRUN>="1".

24.7.15 Stopping Type

By setting "0" to MTxRUN<MTRUN>, outputs and timers stop according to MTxIGCR<IGSTP[1:0]> setting.

24.7.15.1 Counter Stops with Initial State Output

When MTxIGCR<IGSTP[1:0]> is set to "00", the counter immediately stops and MTOUT0x/1x output becomes an initial value set with MTxIGOCR<IGPOL[1:0]>.

Page 977 2022/09/30




Figure 24-13 Counter stops with initial state output

24.7.15.2 Counter Stops with maintaining the output status

When <IGSTP[1:0]> is set to "01", the counter immediately stops and MTOUT0x/1x output is maintained.

If the counter starts again, set MTxRUN<MTRUN>="1". At this time, outputs become an initial value (setting value of <IGPOL0> or <IGPOL1>) and then restarts.




Figure 24-14 Counter stops with maintaining the output status

24.7.15.3 Counter Stops with Initial State after Cycle finished

When <IGSTP[1:0]> is set to "10", the counter operates until the cycle has finished. After cycle has finished, the counter stops. However, if trigger input becomes stop level until the cycle finishes, the counter stops at this point.

If the timer is set again, check if the counter stops after cycle has finished.




Figure 24-15 Counter stops with initial state after cycle has finished



24.7.16 Trigger Input

24.7.16.1 Logic of Trigger Input

The valid condition of MTxIN input is set with MTxIGICR<IGTRGSEL>.

- <IGTRGSEL>=0: Rising edge detection to start counting
 During "High" level, count-up is performed. During "Low" level, counter stops.
- <IGTRGSEL>=1: Falling edge detection to start counting
 During "Low" level, count-up is performed. During "High" level, counter stops.




Figure 24-16 Logic of trigger input

While cycles are stopping, a stop trigger signal is accepted but a start signal is not. (Once a stop trigger signal is accepted while cycles are stopping, outputs become an initial value then the counter stops.)




Figure 24-17 Trigger acceptance while cycles are stopping

24.7.16.2 Trigger Constant Acceptance/prohibit accessing during active level

MTxIGICR<IGTRGM> can choose either condition; one is a trigger from MTxIN is always accepted during PPG output, or another is a trigger is prohibited accessing during PPG output in active. This setting is only valid for enabled pin with MTxIGOCR <IGOEN[1:0]>.

When <IGTRGM>="0" is set, a trigger input from MTxIN is always accepted regardless of MTOUT0x/1x in active/non-active. During this period, timer is started/stopped to clear and MTOUT0x/1x output becomes non-active.

Page 979 2022/09/30




Figure 24-18 Trigger constant acceptance

When <IGTRGM>="1" is set, input edge at MTOUT0x/1x output in non-active is accepted and cleared to stop.

If input edge at MTOUT0x/1x output in active, the counter does not immediately stops. It continues to count until MTOUT0x/1x output becomes non-active. When MTOUT0x/1x output is non-active, if trigger signal is not in active level, the counter is cleared to stop and waits next start trigger signal.

If the counter operates when both MTOUT0x and MTOUT1x are enabled, both outputs must be in non-active. Otherwise triggers are not accepted.




Figure 24-19 Prohibit accessing during active level



24.7.17 Emergency Stop Function

24.7.17.1 Operation Description

When MTxIGEMGCR<IGEMGEN>="1" is set, the emergency stop function is enabled (GEMGx pin is enabled to input).

If GEMGx pin detects a low level input, MTOUT0x/ MTOUT1x waveform becomes initial state (set with IGPOL0/IGPOL1) according to MTxIGEMGCR<IGEMGOC> setting or becomes high-impedance and generates a GEMGx interrupt.

This function prohibits only MTOUT0x/ MTOUT1x output. The counter does not stop so that timer must be stopped in the GEMG interrupt service routine.

24.7.17.2 Emergency stop monitor

On the emergency stop condition, MTxIGEMGST<IGEMGST> is set to "1". When IGEMGST is read, "1" indicates of emergency stopping.

24.7.17.3 GEMG interrupts

When an emergency stop input is received, a GEMG interrupt (INTMTEMGx) occurs. If this process uses interrupt service routine, the INTMTEMGx interrupt must be enabled in advance.

If GEMGx pin is "Low" and exits emergency stop status, GEMG interrupt occurs again, and MCU is in emergency stop condition again.

24.7.17.4 Exiting Emergency Stop Condition

When MCU exits emergency stop condition, check if GEMGx input is high and MTxRUN<MTRUN> is set to "0". Then confirm the timer stops (MTxIGST<IGST>=0), later MTxIGEMGCR<IG-EMGRS>="1" is set for exiting emergency stop condition.

When MTxIGCR<IGSTP[1:0]>="01" or "10" is set in the stopping type selection register, set the initial setting with MTxIGOCR<IGPOL[1:0]> before writing MTxIGEMGCR<IGEMGRS>="1".

24.7.18 Noise Canceller

The digital noise canceller eliminate noise inputting to external input pins (MTxIN and GEMGx).

It can be chosen the noise elimination time with MTxIGICR<IGNCSEL[3:0]> or MTxIGEMGCR <IG-EMGCNT[3:0]> setting.

Page 981 2022/09/30

24.8 Operation Description of Motor Control Circ uit (PMD : Programmable Motor Driver)

TMPM369FDFG/XBG have two channels of motor control circuits (PMD).

This PMD is added the applying current control and the DC over-voltage detection input to fabricate one-shunt sensor less motor control.




Figure 24-20 Block diagram of related with motor control



24.8.1 Input/output signal to PMD circuit

The following table describes input and output signals categorized by channel in motor control circuit.

Table 24-4 Input/output signals

СН	Pin name	PMD signal name	Function	
	PG7/UO0	UO0	U-phase output	
	PG6/XO0	X00	X-phase output	
	PG5/VO0	VO0	V-phase output	
PMD0	PG4/YO0	YO0	Y-phase output	
•	PG3/WO0	WO0	W-phase output	
	PG2/ZO0	Z00	Z-phase output	
	PG1/EMG0	EMG0	Abnormal detection input signal	
	PL7/UO1	UO1	U-phase output	
	PL6/XO1	XO1	X-phase output	
	PL5/VO1	VO1	V-phase output	
PMD1	PL4/YO1	YO1	Y-phase output	
	PL3/WO1	WO1	W-phase output	
	PL2/ZO1	ZO1	Z-phase output	
	PL1/EMG1	EMG1	Abnormal detection input signal	

24.8.2 Structure

The PMD (programmable motor driver) contains a waveform generation circuit which is comprised of a pulse width modulation circuit, an applying current control circuit, a protection circuit and a dead time control circuit.

- Pulse width modulation circuit generates identical 3-phase independent PWM waveforms.
- · Applying current circuit determines each upper/lower output pattern of U-, V-, W-phase.
- · Protection control circuit takes place emergency stop by detecting abnormal detect input.
- Dead time control prevent a short circuit at switching upper/lower phase.




Figure 24-21 Schematic diagram of PMD circuit



24.8.3 Registers

24.8.3.1 Registers categorized by channel

This section describes registers and addresses of each channel.

Channel x	Base Address
Channel 0	0x400F_6000
Channel 1	0x400F_6100

Register name	(x=0 to 1)	Address (Base+)
PMD enable register	MTPDxMDEN	0x0000
Port output mode register	MTPDxPORTMD	0x0004
PMD control register	MTPDxMDCR	0x0008
PWM count status register	MTPDxCNTSTA	0x000C
PWM count register	MTPDxMDCNT	0x0010
PWM cycle register	MTPDxMDPRD	0x0014
PWM compare U register	MTPDxCMPU	0x0018
PWM compare V register	MTPDxCMPV	0x001C
PWM compare W register	MTPDxCMPW	0x0020
Reserved	-	0x0024
PMD output control register	MTPDxMDOUT	0x0028
PMD output setting register	MTPDxMDPOT	0x002C
EMG release register	MTPDxEMGREL	0x0030
EMG control register	MTPDxEMGCR	0x0034
EMG status register	MTPDxEMGSTA	0x0038
Reserved	-	0x003C
Reserved	-	0x0040
Dead time register	MTPDxDTR	0x0044
Reserved	-	0x0048
Reserved	-	0x004C
Reserved	-	0x0050
Reserved	-	0x0054
Reserved	-	0x0058
Reserved	-	0x005C
Reserved	-	0x0060
Reserved	-	0x007C

Page 985 2022/09/30

24.8.3.2 MTPDxMDEN (PMD enable register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	PWMEN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as "0".
0	PWMEN	R/W	Controls waveform generation to enable/disable
			0: Disabled
			1: Enabled
			While ports are set to PWM output, if <pwmen>="0"(disable)is set, output ports become high-impedance.</pwmen>
			Initial settings other than <pwmen> such as output port polarity must be done before <pwmen>="1" (Enable) is set.</pwmen></pwmen>

24.8.3.3 MTPDxPORTMD (Port output mode register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	PORTMD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-2	-	R	Read as "0".
1	-	R/W	Write "0".
0	PORTMD	R/W	Sets port control
			0: High-impedance
			1: PMD output
			Six output ports with all phase output control signals to external port by setting <portmd>. If tool break occurs when high-impedance is chosen, external output port becomes high-impedance. Otherwise PMD output is set.</portmd>
			Note 1) When MTPDxMDEN <pwmen>=0 is set, high-impedance output is set regardless of output port setting.</pwmen>
			Note 2) External port output control can be done according to PMDxEMGMD setting, even when EMG input.



24.8.3.4 MTPDxMDCR (PMD control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	PWMCK	SYNTMD	DTYMD	PINT	INT	PRD	PWMMD
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-7	-	R	Read as "0".
6	PWMCK	R/W	Specifies PWM cycle extension mode
			0: Normal cycle
			1: 4-fold cycle
			In the normal setting, PWM counter operates at a resolution of 12.5ns@fsys=80MHz.
			*Sawtooth wave 12.5ns, Triangle wave 25ns
			In the 4-fold cycle setting, PWM counter operates at a resolution of 50ns@2-bit counter (fsys=80MHz)
			*Sawtooth wave 50ns, Triangle wave 100ns
5	SYNTMD	R/W	Sets port output of U-, V- and W-phases.ŶRefer toTable 24-6.
4	DTYMD	R/W	Chooses DUTY mode
			0: U-phase in common
			1: 3-phase independent
			Chooses duty setting among either each 3-phase (PMDxCMPU, V and W) is independent or PMDxCMPU register in each 3-phase is used in common.
3	PINT	R/W	Chooses PWM interrupt timing when PWM mode 1 (triangle wave) is set.
			0: When PWM count MDCNT="1" is set, (minimum) interrupt request occurs.
			1:When PWM count MDCNT=MTPDxMDPRD Is set, (maximum) interrupt request occurs.
			User can be choose the interrupt generation timing in the PWM mode 1 (triangle wave) either when PWM counter MDCNT becomes "1" (minimum) or when PWM counter becomes MTPDxMDPRD
			If PWM interrupt cycle is set as 0.5 cycle with <intprd>, PWM interrupt occurs both when PWM counter MDCNT becomes "1" (minimum) and <mdprd>(maximum) regardless of this register. Also in PWM mode 0 (sawtooth wave), PWM interrupt occurs when PWM counter MDCNT becomes <mdprd> (maximum) regardless of this register.</mdprd></mdprd></intprd>
2-1	INTPRD	R/W	Chooses PWM interrupt cycle
			00: Every PWM 0.5 cycles (can be set in PWM mode1 (triangle wave)
			01: Every PWM 1 cycle
			10: Every PWM 2 cycles
			11: Every PWM 4 cycles
			Frequency of PWM interrupt generation can be chosen among every 0.5 cycles, 1 cycles, 2 cycles or 4cycles.
0	PWMMD	R/W	Specifies PWM carrier wave
			0: PWM mode 0 (edge PWM, sawtooth)
			1: PWM mode 1 (center PWM, triangle wave)

Page 987 2022/09/30

24.8.3.5 MTPDxCNTSTA (PWM count status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	UPDWN
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as "0".
0	UPDWN	R	PWM counter flag
			0: Up-counting
			1: Down-counting
			Indicate PWM counter is up-counting or down-counting.
			When PWM mode 0 (sawtooth) is chosen, always read "0".

24.8.3.6 MTPDxMDCNT (PWM count register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				MD	CNT			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		_		MD	CNT	-		
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MDCNT	R	16-bit read-only register for counting PWM cycles. When MTPDxMDCR <pwmck>="0" is set, PWM counter resolution is 12.5ns@fsys=80MHz in PWM mode 0 (sawtooth) or 25ns@fsys=80MHz in PWM mode 1 (triangle wave). When <pwmck>="1" is set, PWM counter resolution is 50ns@fsys=80MHz in PWM mode 0 (sawtooth) or 100ns@fsys=80MHz in PWM mode 1 (triangle).</pwmck></pwmck>



24.8.3.7 MTPDxMDPRD (PWM cycle register)

	31	30	29	28	27	26	25	24		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	23	22	21	20	19	18	17	16		
bit symbol	-	-	-	-	-	-	-	-		
After reset	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8		
bit symbol		-	-	MD	PRD	-				
After reset	0	0	0	0	0	0	0	0		
	7	6	5	4	3	2	1	0		
bit symbol		MDPRD								
After reset	0	0	0	0	0	0	0	0		

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	MDPRD	R/W	Sets PWM cycles.
			PWM counter resolution is 12.5ns@fsys=80MHz in PWM mode 0 (sawtooth) or 25ns@fsys=80MHz in PWM mode 1 (triangle wave).
			When MTPDxMDCR <pwmck>="1" is set, PWM counter resolution is 50ns@fsys=80MHz in PWM mode 0 (sawtooth) or 100ns@fsys=80MHz in PWM mode 1 (triangle wave).</pwmck>
			<mdprd> is a PWM cycle setting register with double-buffering structure. Thus even if PWM counter is operating, it can be changed. Transfer timing from register to latch circuit is when PWM counter MDCNT matches with MTPDxMDPRD <mdprd>. If interrupt timing is set to 0.5 cycles (MTPDxMCR<intprd>="00"), the transfer is taken place when PWM counter MDCNT is set to "1" or matches with <mdprd>.</mdprd></intprd></mdprd></mdprd>
			Sets a value of 0x10 or more to <mdprd>. Even if a value less than 0x10 is set, the register assumes 0x10 is set. (User specified value is set in the register.)</mdprd>
			Read a value of register (data set from bus) when read.

Note: Use half-word access or word access.

Page 989 2022/09/30

uit (PMD : Programmable Motor Driver)

24.8.3.8 MTPDxCMPU (PWM compare register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				CM	1PU			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				CM	1PU			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	CMPU	R/W	Controls PWM pulse width Resolutions are 12.5ns@fsys=80MHz in PWM mode 0 (sawtooth) and 25ns@fsys=80MHz in PWM mode 1 (triangle wave). When MTPDxMDCR <pwmck> is set to "1", a resolution is set to 50ns@fsys=80MHz in PWM mode 0 (sawtooth) or 100ns@fsys=80MHz in PWM mode 1 (triangle). <cmpu> is the compare register that determines the pulse width outputting to U-phase. This register compares a pulse large or small with PWM counter MDCNT to determine the pulse width. <cmpu> is double-buffering structure, so that even if PWM counter is operating, it can be changed. Transfer timing from buffers to registers is when PWM counter MDCNT matches with MTPDxMDPRD <mdprd>. If interrupt timing is set to 0.5 cycles (MTPDxMCR <intprd>="00"), the transfer is taken place when PWM counter MDCNT is set to "1" or matches with <mdprd>.</mdprd></intprd></mdprd></cmpu></cmpu></pwmck>
			Read a value of buffer (data set from bus) when read.

Note: Use half-word access or word access.



24.8.3.9 MTPDxCMPV (PWM compare register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				CM	1PV			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				CM	1PV			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	CMPV	R/W	Sets PWM pulse width Resolutions are 12.5ns@fsys=80MHz in PWM mode 0 (sawtooth) and 25ns@fsys=80MHz in PWM mode 1 (triangle wave). When MTPDxMDCR <pwmck> is set to "1", a resolution is set to 50ns@fsys=80MHz in PWM mode 0 (sawtooth) or 100ns@fsys=80MHz in PWM mode 1 (triangle). <cmpv> is the compare register that determines the pulse width outputting to U-phase. This register compares a pulse large or small with PWM counter MDCNT to determine the pulse width. <cmpv> is double-buffering structure, so that even if PWM counter is operating, it can be changed. Transfer timing from buffers to registers is when PWM counter MDCNT matches with MTPDxMDPRD <mdprd>. If interrupt timing is set to 0.5 cycles (MTPDxMCR <intprd>="00"), the transfer is taken place when PWM counter MDCNT is set to "1" or matches with <mdprd>.</mdprd></intprd></mdprd></cmpv></cmpv></pwmck>
			Read a value of buffer (data set from bus) when read.

Note: Use half-word access or word access.

Page 991 2022/09/30

uit (PMD : Programmable Motor Driver)

24.8.3.10 MTPDxCMPW (PWM compare register)

	31	30	29	28	27	26	25	24	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	23	22	21	20	19	18	17	16	
bit symbol	-	-	-	-	-	-	-	-	
After reset	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	
bit symbol	CMPW								
After reset	0	0	0	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
bit symbol	CMPW								
After reset	0	0	0	0	0	0	0	0	

Bit	Bit Symbol	Туре	Function
31-16	-	R	Read as "0".
15-0	CMPW	R/W	Sets PWM pulse width Resolutions are 12.5ns@fsys=80MHz in PWM mode 0 (sawtooth) and 25ns@fsys=80MHz in PWM mode 1 (triangle wave). When MTPDxMDCR <pwmck> is set to "1", a resolution is set to 50ns@fsys=80MHz in PWM mode 0 (sawtooth) or 100ns@fsys=80MHz in PWM mode 1 (triangle). <cmpw> is the compare register that determines the pulse width outputting to W-phase. This register compares a pulse large or small with PWM counter MDCNT to determine the pulse width. <cmpw> is double-buffering structure, so that even if PWM counter is operating, it can be changed. Transfer timing from buffers to registers is when PWM counter MDCNT matches with MTPDxMDPRD <mdprd>. If interrupt timing is set to 0.5 cycles (MTPDxMCR <intprd>="00"), the transfer is taken place when PWM counter MDCNT is set to "1" or matches with <mdprd>. Read a value of buffer (data set from bus) when read.</mdprd></intprd></mdprd></cmpw></cmpw></pwmck>

Note: Use half-word access or word access.



24.8.3.11 MTPDxMDOUT (PMD output control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	WPWM	VPWM	UPWM
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	W	ос	V	OC	U	OC
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-11	-	R	Read as "0".
10	WPWM	R/W	Controls U-, V- and W-phase outputs
9	VPWN	R/W	0: H/L output
8	UPWN	R/W	1: PWM output For details, refer to Table 24-6.
7-6	-	R	Read as "0".
5-4	WOC[1:0]	R/W	Controls U-, V- and W-phase outputs
3-2	VOC[1:0]	R/W	For details, refer to Table 24-6.
1-0	UOC[1:0]	R/W	

Note: Use half-word access or word access.

Page 993 2022/09/30

uit (PMD : Programmable Motor Driver)

24.8.3.12 MTPDxMDPOT (PMD output setting register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	POLH	POLL	PSY	NCS
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-4	-	R	Read as "0".
3	POLH	R/W	Chooses polarity of upper phase output port 0: Low active 1: High active *Chooses the setting when MTPDxMDEN <pwmen>=0 is set.</pwmen>
2	POLL	R/W	Choose polarity of lower phase output port 0: Low active 1: High active *Chooses the setting when MTPDxMDEN <pwmen>=0 is set.</pwmen>
1-0	PSYNCS	R/W	Chooses the timing when port outputs of U-, V- and W-phase output setting is reflected. 00: Reflects when write 01: Reflects when PWM counter MDCNT="1"(minimum) 10: Reflects when PWM counter MDCNT=MTPDxMDPRD <mdprd>(maximum) 11: Reflects when PWM counter MDCNT="1"(minimum) and MTPDxMDPRD<mdprd>(maximum) *Chooses the setting when MTPDxMDEN<pwmen>="0" is set.</pwmen></mdprd></mdprd>



24.8.3.13 MTPDxEMGREL (EMG release register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				EMO	REL			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	EMGREL[7:0]	W	Writes EMG prohibition code To prohibit EMG function, set the procedure as follows; set "0x5A"→"0xA5" to <emgrel[7:0]>, then set "0" to MTPDxEMGCR<emgen>.</emgen></emgrel[7:0]>

Note: To prohibit EMG function, three instructions must be executed consecutively. Three instructions are as follows; set "0x5A", change to "0xA5" and set "0" to MTPDxEMGCR<EMGEN>.

Page 995 2022/09/30

uit (PMD : Programmable Motor Driver)

24.8.3.14 MTPDxEMGCR (EMG control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-		EMG	CNT	
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	INHEN	EM	GMD	-	EMGRS	EMGEN
After reset	0	0	1	1	1	0	0	1



Bit	Bit Symbol	Туре	Function
31-12	-	R	Read as "0".
11-8	EMGCNT[3:0]	R/W	Set the noise elimination time for abnormal condition detection input Noise elimination time is calculated with the following formula: EMGCNT[3:0]×16/fsys 0000: Noise filter is not used. 0001: Input noise elimination time 16 / fsys [s] 0010: Input noise elimination time 32 / fsys [s] 0011: Input noise elimination time 48 / fsys [s] 0100: Input noise elimination time 64 / fsys [s] 0101: Input noise elimination time 80 / fsys [s] 0110: Input noise elimination time 96 / fsys [s] 0111: Input noise elimination time 112 / fsys [s] 1000: Input noise elimination time 128 / fsys [s] 1001: Input noise elimination time 144 / fsys [s] 1010: Input noise elimination time 160 / fsys [s] 1011: Input noise elimination time 176 / fsys [s] 1101: Input noise elimination time 192 / fsys [s]
			1110: Input noise elimination time 224 / fsys [s] 1111: Input noise elimination time 240 / fsys [s]
7-6	-	R	Read as "0".
5	INHEN	R/W	Chooses a PMD output status at tool break
			0: PMD output is continued 1: High-impedance Initial state is high-impedance.
4-3	EMGMD	R/W	EMG protection mode selection 00: All phase are on/PORT output and high-impedance 01: All phase are off/PORT output and high-impedance 10: All phase are on/PORT output is enabled. 11: All phase are off/PORT output is high-impedance. *On=PWM output (No output control), Off=Low (@high-active (POLL/H=1)) Upon EMG occurred, this bit controls that five PWM outputs in all phase (upper and lower) are On/Off. Also, it controls that PORT output is disabled/enabled when EMG occurred.
2	-	R/W	Write "0".
1	EMGRS	R/W	Returns from EMG protection status 0: - 1: Returns from protection status When after MTPDxMDOUT <wpwm><vpwm><upwm><woc[1:0]><voc[1:0]><uoc[1:0]> are set to 0, MCU returns from EMG protection status by setting <emgrs> to "1". Always reads as "0".</emgrs></uoc[1:0]></voc[1:0]></woc[1:0]></upwm></vpwm></wpwm>
0	EMGEN	R/W	Sets EMG protection circuit to disable/enable 0: Disabled 1: Enabled When this bit is set to "1", EMG protection circuit operates. Initial state is enabled. To disable EMG protection circuit, set as follows; set "0x5A"→"0xA5" to MTPDxEMGREL <emgrel>in order, then set "0" to <emgen>.(These three instruction must be executed consecutively.)</emgen></emgrel>

Note: When returning from EMG protection status by setting MTPDxEMG<EMGRS>, read MTPDxEMGSTA<EMGI> to confirm if abnormal detection input level is "H".

Page 997 2022/09/30

uit (PMD : Programmable Motor Driver)

24.8.3.15 MTPDxEMGSTA (EMG status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	EMGI	EMGST
After reset	0	0	0	0	0	0	-	0

Bit	Bit Symbol	Туре	Function
31-2	-	R	Read as "0".
1	EMGI	R	Monitors the level of abnormal condition input 0: Abnormal condition input level is "L" 1: Abnormal condition input level is "H"
0	EMGST	R	Monitors EMG protection condition 0: Normal operation 1: During in EMG protection



24.8.3.16 MTPDxDTR (Dead Time Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				D.	TR			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-8	-	R	Read as "0".
7-0	DTR[7:0]	R/W	Sets dead time Dead time is calculated with the following formula: 100ns x <dtr[7:0]> (fsys=80MHz)</dtr[7:0]>

 $\label{thm:note:Do not modify MTPDxDTR<DTR[7:0]> when MTPDxMDEN<PWMEN>="1" is set.}$

Page 999 2022/09/30

24.9 Operation Description categorized by Circuit

24.9.1 Pulse Width Modulation Circuit




Figure 24-22 Schematic diagram of pulse width modulation circuit

Pulse width modulation circuit contains PWM counter MDCNT which is a 16-bit up-/down-counter. In PWM mode 0 (sawtooth), the counter resolution is 12.5ns@fsys=80MHz. In PWM mode 1(triangle wave), the counter resolution is 25ns@fsys=80MHz to generate PWM carrier. When MTPDxMDCR<PWMCK>="1" is set, the counter resolution is 50ns@fsys=80MHz in PWM mode 0 (sawtooth). In the PWM mode 1 (triangle wave), the counter resolution is 100ns@fsys=80MHz to generate PWM carrier.

PWM carrier waveform mode can be chosen either an edge PWM (sawtooth) in PWM mode 0 or a center PWM (triangle wave) in mode 1.



1. PWM cycle setting

MTPDxMDPRD<MDPRD> register determines PWM cycles.

MTPDMDPRD register contains a latch circuit with double-buffering structure. Register values are synchronously transferred as the comparator input (latch) when PWM counter MDCNT matches with <MDPRD>. If MTPDxMDCR<INTPRD> is set to "00", updating on every PWM half cycle can be chosen.

2. Compare function

This compare function generates desirable duty PWM waveforms by small/large comparing a value of 3-phase PWM compare register (PMDxCMPU/V/W) with a carrier generated by PWM counter MDCNT.

PWM compare registers in each phase have double-buffering structure. Buffer values are synchronously transferred to PWM compare register when internal counter value matches with <MDPRD>. If MTPDxMDCR<INTPRD> is set to "00", loading on every PWM half cycle can be chosen.




Figure 24-23 PWM waveform

Page 1001 2022/09/30

3. Waveform mode

Two kinds of 3-phase PWM generation can be chosen.

- 1. 3-phase independent duty mode: Set independent values to each 3-phase compare register to generate 3-phase independent PWM waveforms. This is used for generating arbitrary drive waveform such as a sine wave.
- 3-phase common duty mode: Set only U-phase PWM compare register. By setting a value in U-phase, identical PWM waveform in 3-phase common. This is used for square waveform drive used in DC motor.

4. Interrupt service routine

In pulse width modulation circuit, PWM interrupts synchronously occurs with PWM waveforms. A frequency of PWM interrupt is chosen among once every half PWM cycle, once every one PWM cycle, once every two PWM cycles or once every four PWM cycles.

24.9.2 Applying Current Control Circuit




Figure 24-24 Schematic diagram of applying current control circuit

This circuit controls output port according to the content set in the PMD output register (MTPDxMDOUT). The settings can be divided two contents such as the selection of synchronous signal at port output, and the port output setting. The port output setting is double-buffering structure, so that the update timing can be chosen between synchronous update or asynchronous update with PWM.

The output setting of six ports can be set independently between active or inactive using MTPDxMDPOT<POLH><POLL>. In addition, PWM output or H/L output can be chosen in each three phase (U-, V- and W-phase) using MTPDxMDOUT<WPWM><VPWM><UPWM>. If PWM output is chos-



en, PWM waveform generates. If H/L output is chosen, fixed-high output or fixed-low output generates. For the relation between the port output settings using MTPDxMDOUT and the pin output using the polarity of PMD control register(MTPDxMDCR)., refer to "Table 24-6 Port outputs setting by UOC, VOC, WOC, UPWN, VPWN and WPWM bits".

Also, one shunt current can be detected as follows:

Table 24-5 Settings for one shunt current detection

	Normal	U-phase PWM shift	V-phase PWM shift	W-phase PWM shift
CMPU	duty_U	MTPDxMDPRD <mdprd>-duty_U</mdprd>	duty_U	duty_U
CMPV	duty_V	duty_V	MTPDxMDPRD <mdprd>D-duty_V</mdprd>	duty_V
CMPW	duty_W	duty_W	duty_W	MTPDxMDPRD <mdprd>-duty_W</mdprd>
<uoc></uoc>	11	00	11	11
<voc></voc>	11	11	00	11
<woc></woc>	11	11	11	00

Table 24-6 Port outputs setting by UOC, VOC, WOC, UPWN, VPWN and WPWM bits

MTPDxMDCR<SYNTMD>=0

Polarity: high-active(MTPDxMDPOT<POLH><POLL>="11")

	OUT control	MTPDxMDOUT <wpwm><vpwm> H/L/PWM output selection</vpwm></wpwm>			
<woc[1]></woc[1]>	<woc[0]></woc[0]>	0 : H/L	output	1 : PWM output	
<voc[1]> <uoc[1]> (Upper)</uoc[1]></voc[1]>	<voc[0] ><uoc[0]> (Lower)</uoc[0]></voc[0] 	Upper output	Lower output	Upper output	Lower output
0	0	L	L	PWM	PWM
0	1	L	Н	L	PWM
1	0	Н	L	PWM	L
1	1	Н	Н	PWM	PWM

MTPDxMDCR<SYNTMD>=0

Polarity: low-active(MTPDxMDPOT<POLH><POLL>="00")

	OUT control	MTPDxMDOUT <wpwm><vpwm> H/L/PWM output selection</vpwm></wpwm>			
<woc[1]></woc[1]>	<woc[0]></woc[0]>	0 : H/L	output	1 : PWN	/I output
<voc[1]> <uoc[1]> (Upper)</uoc[1]></voc[1]>	<voc[0] ><uoc[0]> (Lower)</uoc[0]></voc[0] 	Upper output	Lower output	Upper output	Lower output
0	0	Н	Н	PWM	PWM
0	1	Н	L	Н	PWM
1	0	L	Н	PWM	Н
1	1	L	L	PWM	PWM

MTPDxMDCR<SYNTMD>=1

Polarity: high-active(MTPDxMDPOT<POLH><POLL>="11")

	OUT control	MTPDxMDOUT <wpwm><vpwm> H/L/PWM output selection</vpwm></wpwm>			
<woc[1]></woc[1]>	<woc[0]></woc[0]>	0 : H/L	output	1 : PWM output	
<voc[1]> <uoc[1]> (Upper)</uoc[1]></voc[1]>	<voc[0] ><uoc[0]> (Lower)</uoc[0]></voc[0] 	Upper output	Lower output	Upper output	Lower output
0	0	L	L	PWM	PWM
0	1	L	Н	L	PWM
1	0	Н	L	PWM	L
1	1	Н	Н	PWM	PWM

MTPDxMDCR<SYNTMD>=1

Polarity: low-active(MTPDxMDPOT<POLH><POLL>="00")

	OUT control	MTPDxMDOUT <wpwm><vpwm> H/L/PWM output selection</vpwm></wpwm>			
<woc[1]></woc[1]>	<woc[0]></woc[0]>	0 : H/L	output	1 : PWM output	
<voc[1]> <uoc[1]> (Upper)</uoc[1]></voc[1]>	<voc[0] ><uoc[0]> (Lower)</uoc[0]></voc[0] 	Upper output	Lower output	Upper output	Lower output
0	0	Н	Н	PWM	PWM
0	1	Н	L	Н	PWM
1	0	L	Н	PWM	Н
1	1	L	L	PWM	PWM

24.9.3

Protection Control Circuit




Figure 24-25 Schematic diagram of protection control circuit

The protection control circuit consists of the protection control part and the port output prohibition circuit part. It operates when abnormal detection input is low level. The EMG protection circuit is used for emergency stop. If abnormal detection input is found (high level → low level), six PWM outputs are immediately prohibited (depending on MTPDxEMGCR<EMGMD> setting) and an EMG interrupt (INTEMG) occurs.

In addition, this circuit outputs control signals that bemuse external output ports to be high-impedance by setting <EMGMD>.

This circuit prohibits six PWM outputs when PMD is stopped caused by tool break as well. This prohibition depends on <EMGMD> setting. At tool break, it can choose the high-impedance control of external output port by setting MTPDxPORTMD<PORTMD>.

When MTPDxEMGSTA<EMGST> reads as "1", this indicates MCU is in the EMG protection status.

To return from the EMG protection status, set as follows; all ports are set to in-active (MTPDxMDOUT <WPWM><VPWM><UPWM><WOC[1:0]><VOC[1:0]><UOC[1:0]>="0"); then MTPDxEMGCR<EMGRS> is set to "1".

To prohibit the EMG function, set as follows; set 0x5A and 0xA5 to the EMG prohibition code register (MTPDxEMGREL<EMGREL[7:0]>)in order; set "0" to MTPDxEEMGCR<EMGEN> (These three instruction must be executed consecutively.) However, the returning service routine is ignored while abnormal detection inputs are low. The returning service routine must be taken place when abnormal detection input level becomes high after confirming MTPDxEMGSTA<EMGI> is high.

By setting specified key codes (0x5A and 0xA5) to <EMGREL[7:0]>, the EMG protection circuit is enabled to prevent unintentional operation.



24.9.4 Dead Time Circuit




Figure 24-26 Schematic diagram of dead time circuit

The dead time circuit consists of the dead time circuit part and the output polarity switching part.

In each U-, V- and W-phase, this circuit prevent short circuit with delaying on-time using the dead time counter in case that upper phase and lower phase are reversed. A delay time is set to the dead time register (MTPDxDTR<DTR>) and can be set to 100ns @ fsys=80MHz resolution with 8 bits.

The output polarity switching circuit can be set upper or lower signals to be high-active or low-active respectively using TPDxMDPOT<POLH><POLL>.

Page 1005 2022/09/30

TMPM369FDFG/XBG



25. Encoder Input Circuit (ENC)

25.1 Outline

The encoder input circuit supports four operation modes including encoder mode, sensor mode (two types) and timer mode. And the functions are as follows:

- · Supports incremental encoders and Hall sensor ICs. (signals of Hall sensor IC can be input directly)
- 24-bit general-purpose timer mode
- · Multiply-by-4 (multiply-by-6) circuit
- · Rotational direction detection circuit
- · 24-bit counter
- · Comparator enable/disable
- Interrupt request output:1
- · Digital noise filters for input signals

25.2 Differences between channels

The TMPM369FDFG/XBG have a two-channel incremental encoder interface (ENC0 and ENC1), which can obtain the absolute position of the motor, based on input signals from the incremental encoder.

These channels operate identical except the differences in below.

Table 25-1 Differences between channels

Channel		Encoder input in-		
Channel	A-phase	B-phase	Z-phase	terrupt
Channel0	PF7 / ENCA0	PF6 / ENCB0	PF5 / ENCZ0	INTENC0
Channel1	PM0 / ENCA1	PM1 / ENCB1	PM2 / ENCZ1	INTENC1

25.3 Block Diagram




Figure 25-1 Block diagram of encoder input circuit

25.4 Registers TMPM369FDFG/XBG

25.4 Registers

25.4.1 List of Registers

The following is control registers and addresses of encoder input circuit.

Channel x	Base Address
Channel0	0x400F_7000
Channel1	0x400F_7100

Register name (x=0,1)	Address (Base+)	
Encoder Input Control Register	ENxTNCR	0x0000
Encoder Counter Reload Register	ENxRELOAD	0x0004
Encoder Compare Register	ENxINT	0x0008
Encoder Counter	ENxCNT	0x000C



25.4.2 ENxTNCR (Encoder Input Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	МС	DDE	P3EN
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	CMP	REVERR	UD	ZDET	SFTCAP	ENCLR	ZESEL	CMPEN
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	ZEN	ENRUN	NR		INTEN		ENDEV	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-19	-	R	Read as "0".
18-17	MODE[1:0]	R/W	Encoder input mode setting 00:Encoder mode 01:Sensor mode (event count)) 10:Sensor mode (timer count)) 11:Timer mode
16	P3EN	R/W	2-phase / 3-phase input selection (sensor mode) (Note 1) 0:2-phase input 1:3-phase input Sets the number of input signals.
15	CMP	R	Compare flag 0:- 1:Compare (Clear by RD) If comparing is executed, <cmp> is set to "1". Flag is cleared by reading the values. When <enrun> = "0" is set, always "0" is set. Writing to this bit is no effect.</enrun></cmp>
14	REVERR	R	Reverse error flag (Sensor mode (at timer count)) (Note 2) 0:- 1:Error (Clear by RD) In sensor mode (at timer count), when a reverse error occurs, <reverr> is set to "1". Flag is cleared by reading the values. When <enrun> = "0" is set, always "0" is set. Writing to this bit is no effect. In the encoder mode, sensor mode (event count) and timer mode, this bit has no meaning.</enrun></reverr>
13	UD	R	Rotation direction 0:CCW (A-phase has the 90-degree phase lead to B-phase using incremental encoder) 1:CW (A-phase has the 90-degree phase lag to B-phase using incremental encoder) <ud> is set to "0", when <enrun> = 0.</enrun></ud>

Page 1009 2022/09/30

25.4 Registers TMPM369FDFG/XBG

Bit	Bit Symbol	Туре		Function				
12	ZDET	R	Z-Detected					
			0:Not detected					
			1:Z-phase detected					
			<zdet> is set to 1 on the first edge</zdet>	of Z input signal (ENCZ) after <enrun> is written from 0 to 1.</enrun>				
			This occurs on a rising edge of the si tation.	gnal Z during CW rotation or on a falling edge of Z during CCW ro-				
			<zdet> is set to "0" when <enrun< td=""><td>> = 0.</td></enrun<></zdet>	> = 0.				
			<zen> has no influence on the value</zen>					
			<zdet> is set to "0" in the sensor e</zdet>	vent count and the sensor timer count modes.				
			In the sensor mode (event count) and	d sensor mode (timer count), this bit is always set to "0".				
11	SFTCAP	W	Executes software capture (timer mo	de/sensor mode (at timer count))				
			0:-					
			1:Software capture					
			If <sftcap> is set to 1, the value or</sftcap>	f the encoder counter is captured into the ENxCNT register.				
			Writing "0" to <sftcap> has no effe</sftcap>	ect. Reading <sftcap> always returns to "0".</sftcap>				
			In Encoder and Sensor Event Count	modes, <sftcap> has no effect; writing "1" to this bit is ignored.</sftcap>				
10	ENCLR	W	Encoder pulse counter clear					
			0:-					
			1:Clear					
			Writing a 1 to <enclr> clears the e</enclr>	ncoder counter to 0. Once cleared, the encoder counter restarts				
			counting from 0. Writing "0" to <enclr> has no effect. Reading <enclr> always returns to "0".</enclr></enclr>					
9	ZESEL	R/W	Edge selection of ENCZ (timer mode)					
			0:Rising edge					
			1:Falling edge					
			In timer made, this hit colocts inputs adds of ENC7 used as external trigger					
			In timer mode, this bit selects inputs edge of ENCZ used as external trigger. In the other mode, this bit has no meaning.					
8	CMPEN	R/W	Compare enable					
			0:Disable					
			1:Enable					
				t compares counter values of encoder counter with register value				
			of ENINT. When "0" is set to <cmpe< td=""><td>N>, this compare is disabled.</td></cmpe<>	N>, this compare is disabled.				
7	ZEN	R/W	Z-phase enable (Encoder mode/time	r mode)				
			0:Disable 1:Enable					
			1.Lilable					
			In the other mode, this bit has no me	eaning				
			<encoder mode=""></encoder>	When <zen> = "1" is set, if a rising edge of ENCZ is detected dur-</zen>				
			Clear setting of encoder	ing rotating clockwise, the encoder counter is cleared to "0".				
			counter using ENCZ input	If a falling edge of ENCZ is detected during rotating counter- clockwise, the encoder counter is cleared to "0".				
				If the edges of ENCLK (multiply by 4 clock derived from the deco-				
				ded A and B signals) and the edge of ENCZ coincide, the encoder counter is cleared to 0 without incrementing or decrementing				
				(i.e., the clear takes precedence).				
			<timer mode=""></timer>	When <zen> = 1, the value of the encoder counter is captured in-</zen>				
			Sets ENCZ input to use as an external trigger.	to the ENxINT register and cleared to 0 on the edge of ENCZ selected by <zesel>.</zesel>				
6	ENRUN	R/W	Encoder operation enable	1 ,				
ľ		1444	0:Disable					
			1:Enable					
			Setting <enrun> to 1 and clearing <zdet> to 0 enables the encoder operation.</zdet></enrun>					
			Clearing <enrun> to 0 disables the</enrun>	·				
			There are counters and flags that are cleared and not cleared when <enrun> bit is cleared to 0.</enrun>					



Bit	Bit Symbol	Туре	Function
5-4	NR[1:0]	R/W	Noise filter 00:No filtering 01:Filters out pulses narrower than 31/fsys as noise (387.5ns@80MHz) 10:Filters out pulses narrower than 63/fsys as noise (787.5ns@80MHz) 11:Filters out pulses narrower than 127/fsys as noise (1587ns@80MHz)
3	INTEN	R/W	The digital noise filters remove pulses narrower than the width selected by <nr[1:0]>. Encoder interrupt enable 0:Disable 1:Enable <inten> enables or disables the ENC interrupt. Setting <inten> to "0" disables interrupt generation.</inten></inten></nr[1:0]>
2-0	ENDEV[2:0]	R/W	Encoder pulse division factor 000:divided by 1 100:divided by 16 001:divided by 2 101:divided by 32 010:divided by 4 110:divided by 64 011:divided by 8 111:divided by 128 Sets encoder pulse division factor The frequency of the encoder pulse is divided by the factor specified by <endev[2:0]>. The divided signal determines the interval of the event interrupt.</endev[2:0]>

Note 1: In the encoder mode or timer mode, <P3EN> must be set to "0".

Note 2: If changing the mode, first read the flag to clear.

25.4 Registers TMPM369FDFG/XBG

The operation mode has eight modes specified with<MODE[1:0]>, <P3EN> and <ZEN>.

The operation mode settings are as follows:

<mode[1:0]></mode[1:0]>	<zen></zen>	<p3en></p3en>	Input pin	Mode
00	0	0	A, B	Encoder mode
00	1	U	A,B,Z	Encoder mode (use of Z)
04	0	0	U,V	Sensor mode (event count, 2-phase input)
01	U	1	U,V,W	Sensor mode (event count, 3-phase input)
40	0	0	U,V	Sensor mode (timer count, 2-phase input)
10	0 A, B Encoder mode 1 A,B,Z Encoder mode (use of Z) 0 U,V Sensor mode (event count, 2-phase 1 U,V,W Sensor mode (event count, 3-phase 0 U,V Sensor mode (timer count, 2-phase	Sensor mode (timer count, 3-phase input)		
11	0	0	-	Timer mode
11	1	U	Z	Timer mode (use of Z)

The following is the status of \leq ENRUN \geq and corresponding signals.

Counter/flag	<enrun> = 0 (After reset)</enrun>	<enrun> = 1 (Operating)</enrun>	<enrun> = 0 (Stopping)</enrun>	<enrun> = 0 Object flag/counter clear procedure</enrun>
Encoder counter	0x000000	Count operation	Maintains a value when stopping	Software clear (<enclr> = 1 WR)</enclr>
Noise filter counter	000_0000 Count-up operation Count-up operation (Always filtering)		Only reset	
Encoder pulse division counter	0x00	Count-down operation	Stopped and cleared	Clear when <enrun> = 0</enrun>
Compare flag <cmp></cmp>	0	"1" is set when com- paring Clear when read.	Cleared	Clear when <enrun> = 0</enrun>
Reverse error flag <reverr></reverr>	0	"1" is set when error occurs. Clear when read.	Cleared	Clear when <enrun> = 0</enrun>
Z detection flag <zdet></zdet>	0 1.5 551 11.51.2.15 45		Cleared	Clear when <enrun> = 0</enrun>
Rotation direction bit <ud></ud>	0	"0"/"1" is set depend- ing on the direction	Cleared	Clear when <enrun> = 0</enrun>



25.4.3 ENxRELOAD (Encoder Counter Reload Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-	-	REL	OAD		-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				REL	OAD		-	
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31-16	_	R	Read as "0".
15-0	RELOAD[15:0]	R/W	Sets the Encoder counter period (after multiplied by 4 or 6) 0x0000 to 0xFFFF Z-phase is used : Sets the number of count pulses for one rotation Z-phase is not used : Sets the number of count pulses minus one for one rotation
			<reload[15:0]> defines the encoder counter period multiplied by 4. If the encoder counter is configured as an up-counter, it increments up to the value programmed in <re-load[15:0]> and then wraps around to 0 on the next ENCLK. If the encoder counter is configured as a down-counter, it decrements to 0 and then is reloaded with the value of <reload[15:0]> on the next ENCLK.</reload[15:0]></re-load[15:0]></reload[15:0]>

The RELOAD register is only used in Encoder mode.

Page 1013 2022/09/30

25.4 Registers TMPM369FDFG/XBG

25.4.4 ENxINT (Encoder Compare Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				IN	NT.			
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol		-	-	IN	NT			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				IN.	IT			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function					
31-24	_	R	Read as "0".	Read as "0".				
23-0	INT[23:0]	R/W	Counter compare value s	etting				
			Encoder mode:	Interrupt condition of the encoder pulse position.	0x0000 to 0xFFFF			
			While <cmpen> = 1 is set, if an encoder counter value matches a value of <int[15:0]>, <cmp> is set to "1". If <inten> = 1 is set, an interrupt request (INTENCx) occurs.</inten></cmp></int[15:0]></cmpen>					
			However if <zen> = 1 is set, an interrupt request <zdet> = 1.</zdet></zen>	does not occur until				
			Sensor mode:	Interrupt condition of the encoder pulse position.	0x0000 to 0xFFFF			
		(event count)	While <cmpen> = 1 is set, if an encoder counter value matches a value of <int[15:0]>, <cmp> is set to "1". If <inten> = 1 is set, an interrupt request (INTENCx) occurs.</inten></cmp></int[15:0]></cmpen>					
			This bit has no effect on a value of <zen>.</zen>					
			Sensor mode: (Timer count)	Interrupt condition of abnormal pulse detection time	0x000000 to 0xFFFFFF			
			When <cmpen> = 1 is set, an internal counter va <int[23:0]>, abnormal pulse detection time error is set to "1". If <inten> = 1 is set, an interrupt red This bit has no effect on a value of <zen>.</zen></inten></int[23:0]></cmpen>	determined and <cmp></cmp>				
			Timer mode	Interrupt condition of timer compare	0x000000 to 0xFFFFFF			
				When <cmpen> = 1 is set, an internal counter value matches a value of <int[23:0]>, abnormal pulse detection time error is determined and <cmp> is set to "1". If <inten> = 1 is set, an interrupt request (INTENCx) occurs.</inten></cmp></int[23:0]></cmpen>				
				This bit has no effect on a value of <zen>.</zen>	his bit has no effect on a value of <zen>.</zen>			

<INT[23:16]> is used only in Sensor mode (timer count) and Timer mode.



25.4.5 ENxCNT (Encoder Counter)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol				C	NT			
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol				C	NT			
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				C	NT			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function				
31-24	-	R	Read as "0".	Read as "0".			
23-0	CNT[23:0]	R/W	Encoder counter/capture	value			
			Encoder mode:	Counter value of encoder pulse	0x0000 to 0xFFFF		
				The value of encoder count can be read.			
				In Encoder mode, the encoder counter counts up of pulse (ENCLK).	or down on each encoder		
				During CW rotation, encoder counter counts up; where value of <reload[15:0]>, it wraps around to 0 on</reload[15:0]>			
				During CCW rotation, encoder counter counts dow 0, it is reloaded with the value of <reload[15:0]></reload[15:0]>			
			Sensor mode:	Counter value of encoder pulse	0x0000 to 0xFFFF		
			(event count)	The value of encoder count can be read.			
				In Sensor Event Count mode, the encoder counter counts up or do each encoder pulse (ENCLK).			
				During CW rotation, encoder counter counts up; when it has reached to 0xFFFF, it wraps around to 0 on the next ENCLK.			
				During CCW rotation, encoder counter counts down; when it has reached to 0, it wraps around to 0xFFFF on the next ENCLK.			
			Sensor mode:	Pulse detection time or captured value by software	0x000000 to 0xFFFFFF		
			(Timer count)	The value of encoder counter can be read.			
				In Sensor mode, the value of encoder counter can software on each encoder pulse (ENCLK) by writin			
				The captured value is cleared to 0 by system rese by clearing the counter by setting <enclr> to 1 a <sftcap> to 1.</sftcap></enclr>			
				In Sensor Timer Count mode, the encoder counter in ning counter that counts up with fsys. The encoder when the encoder pulse (ENCLK) is detected. Who OXFFFFFFF, it wraps around to 0 automatically.	counter is cleared to 0		
			Timer mode	Capture value of internal counter or captured value by software	0x000000 to 0xFFFFF		
				The value of encoder counter can be read and captured by softwa ing "1" to <sftcap>.When <zen> = 1, the value of the encoder also captured into <cnt[23:0]> on the Z edge selected by <zese< td=""></zese<></cnt[23:0]></zen></sftcap>			
				The captured value is cleared to "0" by reset.			
				It can also be cleared by clearing the counter by s then setting <sftcap> to 1.</sftcap>	etting <enclr> to 1 and</enclr>		
				In Timer mode, the encoder counter is configured as a free-running counter that counts up with fsys. When it has reached to 0xFFFFFF, it wraps around to 0 automatically.			

<CNT[23:16]> is used only in the sensor mode (Timer counting) or timer mode. In the encoder mode or sensor mode (event counting), always reads as "0".

Page 1015 2022/09/30

25.5 Operational Description

25.5 Operational Description

25.5.1 Encoder mode

The high-speed position sensor determines the phase input from the AB encoder and the ABZ encoder.

- Event detection (rotation pulse) → interrupt generation
- Event count → match detection interrupt generation (measures the amount of transferring)
- · Detects rotation direction
- Up/down-count (changeable in operation)
- · Settable counter cycle

25.5.2 Sensor mode

The low-speed position sensor determines (zero-cross determination) the phase input from UV Hall sensor and UVW Hall sensor.

There are two kinds of sensor modes such as event count mode and timer count mode (counts with fsys).

25.5.2.1 Event Count Mode

- Event detection (rotation pulse) → interrupt generation
- Event count → match interrupt occurs (measuring the amount of transfer)
- · Rotation direction detection

25.5.2.2 Timer count mode

- Event detection (rotation pulse) → interrupt generation
- · Timer count
- · Rotation direction detection
- Capture function → event capture (measures event intervals) → interrupt generation software capture
- Abnormal detection time error (timer compare) → match detection interrupt generation
- · Reverse detection error → error flag caused by changing rotation direction

25.5.3 Timer mode

This mode can be used as a general-purpose 24-bit timer.

- · 24-bit up counter
- · Counter clear control (software clear, timer clear, external trigger and free-run count)
- Compare function → match detection interrupt generation
- Capture function → external trigger capture → interrupt generation software capture




25.6 Function

25.6.1 Mode operation outline

25.6.1.1 Encoder mode


1. If ENxTNCR < ZEN > = 1

(ENxRELOAD < RELOAD[15:0] > = 0x0380, ENxINT < INT[15:0] > = 0x0002)



2. If ENxTNCR < ZEN > = 0

(ENxRELOAD < RELOAD[15:0] > = 0x0380, ENxINT < INT[15:0] > = 0x0002)



- The incremental encoder inputs of the MCU should be connected to the A, B and Z channels.
 The encoder counter counts pulses of ENCLK, which is multiplied by 4 clock derived from the decoded A and B quadrature signals.
- During CW rotation (i.e., A has the 90-degree phase lead to B), the encoder counter counts up; when it has reached to the value of ENxRELOAD<RELOAD[15:0]>, it wraps around to 0 on the next ENCLK.

Page 1017 2022/09/30


25.6 Function TMPM369FDFG/XBG

During CCW rotation (i.e., A has the 90-degree phase lag to B), the encoder counter counts
down; when it has reached to 0x0000, it is reloaded with the value of ENxRELOAD
 [15:0]> on the next ENCLK.


- Additionally, when ENxTNCR<ZEN> = 1, the encoder counter is cleared to 0 on the rising edge of Z during CW rotation and on the falling edge of Z during CCW rotation (at the internal Z_Detected timing). If the ENCLK edge matches Z edge, the encoder counter is cleared to 0 without incrementing or decrementing.
- When ENxTNCR<ENCLR> is set to 1, the encoder counter is cleared to 0.
- ENxTNCR<UD> is set to 1 during CW rotation and cleared to 0 during CCW rotation.
- TIMPLS, which is derived by dividing ENCLK by a programmed factor, can be driven out externally.
- If ENxTNCR<CMPEN> is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of ENxINT<INT[15:0]>. When ENxTNCR<ZEN> = 1, however, an interrupt does not occur while ENxTNCR<ZDET> = 0.
- When <ZDET> and <UD> are set to "0", ENxTNCR<ENRUN> is cleared to "0".

25.6.1.2 Sensor mode (event count)

1. If ENxTNCR < P3EN > = 1 (ENxINT < INT[15:0] > = 0x0002)



2. If ENxTNCR < P3EN > = 0 (ENxINT < INT[15:0] > = 0x0002)




• The Hall sensor inputs of the MCU should be connected to the U, V and W channels. The encoder counter counts the pulses of ENCLK, which is either multiplied by 4 clock (when ENxTNCR<P3EN> = 0) derived from the decoded U and V signals or multiplied by 6 clock (when ENxTNCR<P3EN> = 1) derived from the decoded U, V and W signals.




- During CW rotation (i.e., U channel has the 90-degree phase lead to V channel; V channel has the 90-degree phase lead to W channel), the encoder counter counts up; when it has reached to 0xFFFF, it wraps around to 0 on the next ENCLK.
- During CCW rotation (i.e., U channel has the 90-degree phase lag to V channel; V channel has the 90-degree phase lag to W), the encoder counter counts down; when it has reached to 0x0000, it wraps around to 0xFFFF on the next ENCLK.
- When ENxTNCR<ENCLR> is set to 1, the internal counter is cleared to 0.
- ENxTNCR<UD> is set to 1 during CW rotation and cleared to 0 during CCW rotation.
- TIMPLS, which is derived by dividing ENCLK by a programmed factor, can be driven out externally.
- If ENXTNCR<CMPEN> is set to 1, an interrupt is generated when the value of the internal counter has reached to the value of ENXINT<INT[15:0]>.
- When ENxTNCR<UD> and ENxTNCR<ENRUN> are set to "0", <UD> is cleared to "0".

25.6.1.3 Sensor mode (Timer count)

1. If ENxTNCR < P3EN > = 1 (ENxINT < INT[23:0] > = 0x000002)





 In Sensor Timer Count mode, the Hall sensor inputs of the MCU should be connected to the U, V and W channels. The encoder counter measures the interval between two contiguous pul-


Page 1019 2022/09/30

25.6 Function TMPM369FDFG/XBG

ses of ENCLK, which is either multiplied by 4 clock (when ENxTNCR<P3EN> = 0) derived from the decoded U and V signals or multiplied by 6 clock (when ENxTNCR<P3EN> = 1) derived from the decoded U, V and W signals.


- The encoder counter always counts up; it is cleared to 0 on ENCLK. When the encoder counter has reached to0xFFFFFF, it wraps around to 0.
- When ENxTNCR<ENCLR> is set to 1, the encoder counter is cleared to 0.
- ENCLK captures the value of the encoder counter into the ENxCNT register. The captured counter value can be read out of ENxCNT.
- Setting the software capture bit, ENxTNCR<SFTCAP>, to 1 causes the value of the encoder counter to be captured into the ENxCNT register. This capture operation can be performed at any time. The captured counter value can be read out of ENxCNT.
- ENxTNCR<UD> is set to 1 during CW rotation and cleared to 0 during CCW rotation.
- If ENXTNCR<CMPEN> is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of ENXINT<INT[23:0]>.
- When ENxTNCR<ENRUN> is set to "0", ENxTNCR<UD> is cleared to "0".
- ENxTNCR<REVERR> is set to 1 when the rotation direction has changed. This bit is cleared to 0 on a read.
- The value of the ENxCNT register (the captured value) is retained, regardless of the value of ENxTNCR<ENRUN>. The ENxCNT register is only cleared by a reset.

25.6.1.4 Timer mode



2. If ENxTNCR < ZEN > 0 ($ENxINT < INT[23:0] > 0 = 0 \times 0000006$)






- When ENxTNCR<ZEN> = 1, the Z input pin is used as an external trigger. When ENxTNCR<ZEN> = 0, no external input is used to trigger the timer.
- The encoder counter always counts up. If ENxTNCR<ZEN> = 1, the counter is cleared to 0 on the rising edge of Z when ENxTNCR<ZESEL> is set to "0" and a falling edge when ENxTNCR<ZESEL> is set to "1". When the encoder counter has reached to 0xFFFFFF, it wraps around to 0.
- When ENxTNCR<ENCLR> is set to 1, the encoder counter is cleared to 0.
- Z-Detected causes the value of the encoder counter to be captured into the ENxCNT register. The captured counter value can be read out of ENxCNT.
- Setting the software capture bit, ENxTNCR<SFTCAP>, to 1 causes the value of the encoder counter to be captured into the ENxCNT register. This capture operation can be performed at any time. The captured counter value can be read out of ENxCNT.
- ENxTNCR<UD> is set to 1 during CW rotation and cleared to 0 during CCW rotation.
- If ENXTNCR<CMPEN> is set to 1, an interrupt is generated when the value of the encoder counter has reached to the value of ENXINT<INT[23:0]>.
- When ENxTNCR<ENRUN> is set to "0", ENxTNCR<UD> is cleared to "0".
- The value of the ENxCNT register (the captured value) is retained, regardless of the value of ENxTNCR<ENRUN>. The ENxCNT register is only cleared by a reset.

Page 1021 2022/09/30


25.6 Function TMPM369FDFG/XBG

25.6.2 Counter and interrupt generate operation when ENxTNCR<CMPEN> = 1


25.6.2.1 Encoder mode



25.6.2.2 Sensor mode (event count)




25.6.2.3 Sensor mode (Timer count)





25.6.2.4 Timer mode




Page 1023 2022/09/30

25.6 Function TMPM369FDFG/XBG

25.6.3 Counter and interrupt generate operation when ENxTNCR<CMPEN> = 0


25.6.3.1 Encoder mode

ENxTNCR<ENDEV[2:0]>="000"




25.6.3.2 Sensor mode (event count)

ENxTNCR<ENDEV[2:0]>="000"




25.6.3.3 Sensor mode (Timer count)





25.6.3.4 Timer mode



Page 1025 2022/09/30

25.6 Function TMPM369FDFG/XBG

25.6.4 Encoder rotation direction

This circuit determines a phase either A-, B- or Z-phase.

It is used as 2-phase input (A,B) and 3-phase input (A,B,Z) in common. When 3-phase input is used, set ENxTNCR < P3EN > = 1.

	2-phase input	3-phase input
CW direction	A 0 1 1 0 0 1 B 0 0 1 1 0 0	A 0 1 1 1 0 0 0 1 1 B 0 0 0 1 1 1 0 0 0 Z 1 1 0 0 0 1 1 1 0
		2 1 1 0 0 0 1 1 1 1 0
CCW direction	A 0 0 1 1 0 0 B 0 1 1 0 0 1	A 1 1 0 0 0 1 1 1 0 0 0 Z 0 1 1 1 1 0 0 0 1 1



25.6.5 Counter Circuit

The counter circuit has a 24-bit up/down counter.

25.6.5.1 Operation Description

Depending on the operation modes, counting, clearing and reloading operation are controlled as described in Table 25-2.

Table 25-2 Counter control

Mode <mode[1:0]></mode[1:0]>	<zen></zen>	<p3en></p3en>	Input pin	Count	Opera- tion	Counter clear condition	Counter reload condition	Operational range of counter (Reload value)										
	0		A,B		UP	[1] <enclr> = 1 WR [2] Matches with <re- LOAD></re- </enclr>	-											
					DOWN	[1] <enclr> = 1 WR</enclr>	[1] Matches with 0x0000	0x0000 to <re- LOAD></re- 										
Encoder mode 00	1	0	A,B,Z		UP	[1] <enclr> = 1 WR [2] Matches with <re- LOAD> [3] Z-trigger</re- </enclr>	-											
				Encoder pulse	DOWN	[1] <enclr> = 1 WR</enclr>	[1] Matches with 0x0000											
	0											0	0 U,V	(ENCLK)	UP	[1] <enclr> = 1 WR [2] Matches with 0xFFFF</enclr>	-	
Sensor mode					DOWN	[1] <enclr> = 1 WR</enclr>	[1] Matches with 0x0000	0x0000 to										
(event count) 01		1	U,V,W	UP	[1] <enclr> = 1 WR [2] Matches with 0xFFFF</enclr>	-	0xFFFF											
					DOWN	[1] <enclr> = 1 WR</enclr>	[1] Matches with 0x0000											
Sensor mode (Timer count)	0	0	U,V		UP	[1] <enclr> = 1 WR [2] Matches with 0xFFFFFF</enclr>	-	0x000000 to										
10		1	U,V,W		UP	[3] Encoder pulse (ENCLK)	-	UXFFFFF										
	0		-	- fsys	UP	[1] <enclr> = 1 WR [2] Matches with 0xFFFFFF [3] Matches with <int [23:0]></int </enclr>	-											
Timer mode 11	1	×	Z		UP	[1] <enclr> = 1 WR [2] Matches with 0xFFFFFF [3] Matches with <int [23:0]=""> [4] Z-trigger</int></enclr>	-	0x000000 to 0xFFFFFF										

Note: The counter value is not cleared by writing "0" to ENxTNCR<ENRUN>. If <ENRUN> = 1 is set again, the counter restarts from the counter value which has stopped. If clear the counter value, write "1" to <ENCLR> to execute software clear.

25.6 Function TMPM369FDFG/XBG

25.6.6 Interrupt

The interrupt consists of four interrupts including Event (divide pulse and capture), Abnormal detecting time, Timer compare and Capture interrupts.

25.6.6.1 Operational Description

When ENxTNCR < INTEN > = 1 is set, interrupts occurs by counter value and encoder pulses.

Interrupt factor setting consists of six kinds setting with operation modes and the setting of ENxTNCR<CMPEN> and <ZEN>. Table 25-3 shows interrupt factors.

Table 25-3 Interrupt factors

	Interrupt factor	Description	Mode	Interrupt output	Status flag
1	Event count interrupt	When <cmpen> = 1, the encoder counter counts events (encoder pulses). When it has reached to the value programmed in <int[15:0]>, an interrupt occurs.</int[15:0]></cmpen>	Encoder mode and	<inten> = 1 and <cmpen> = 1</cmpen></inten>	<cmp></cmp>
2	Event interrupt (divide pulse)	An interrupt occurs on each divided clock pulse (1 to 128 divide), which is derived by dividing the encoder pulse by a factor programmed in <endev>.</endev>	Sensor mode (event count)	<inten> = 1</inten>	Not available
3	Event interrupt (capture interrupt)	An interrupt occurs to indicate that an event (encoder pulse) has occurred, causing the counter value to be captured on the rotation pulse timing.		<inten> = 1</inten>	Not available
4	Abnormal detection time error interrupt	When <cmpen> = 1, the ENC uses a counter that counts up with fsys and is cleared by an event (encoder pulse). If no event occurs for a period of time programmed in <int[23:0]>, an interrupt occurs.</int[23:0]></cmpen>	Sensor mode (Timer count)	<inten> = 1 and <cmpen> = 1</cmpen></inten>	<cmp></cmp>
5	Timer compare interrupt	When <cmpen> = 1, an interrupt occurs when the timer has reached to the value programmed in <int[23:0]>.</int[23:0]></cmpen>	Timer mode	<inten> = 1 and <cmpen> = 1</cmpen></inten>	<cmp></cmp>
6	Capture interrupt	An interrupt occurs when the counter value has been captured on an external trigger (Z input).		<inten> = 1</inten>	Not available

In Sensor Timer Count mode and Timer mode, the value of the encoder counter can be captured into the ENxCNT register.

The captured counter value can be read out of the ENxCNT register.

In Sensor Timer Count mode, the value of the encoder counter is captured into the ENxCNT register upon occurrence of an event (encoder pulse). The counter value can also be captured by writing a 1 to ENxTNCR<SFTCAP> by software.

In Timer mode, the counter value can be captured by writing a 1 to ENxTNCR<SFTCAP> by software. If ENxTNCR<ZEN> is set to 1, the counter value can also be captured by an edge of the Z signal input selected according to ENxTNCR<ZESEL> by external trigger.



26. Real Time Clock (RTC)

26.1 Function

- 1. Clock (hour, minute and second)
- 2. Calendar (month, week, date and leap year)
- 3. Selectable 12 (am/pm) and 24 hour display
- 4. Time adjustment + or -30 seconds (by software)
- 5. Interrupt

26.2 Block Diagram




Figure 26-1 Block Diagram

Note 1: Western calendar year column: This product uses only the final two digits of the year. The year following 99 is 00 years. Please take into account the first two digits when handling years in the western calendar.

Note 2: Leap year: A leap year is divisible by 4 excluding a year divisible by 100; the year divisible by 100 is not considered to be a leap year. Any year divisible by 400 is a leap year. This product is considered the year divisible by 4 to be a leap year and does not take into account the above exceptions. It needs adjustments for the exceptions.

Page 1029 2022/09/30

26.3 **Detailed Description Register**

26.3.1 Register List

The registers and the addresses related to RTC are shown as below.

RTC has two functions, PAGE0 (clock) and PAGE1 (alarm), which share some parts of registers.

The PAGE can be selected by setting RTCPAGER<PAGE >.

Base Address = 0x400C_C000

Register name		Address (Base+)
Second column register (only PAGE0)	RTCSECR	0x0000
Minute column register	RTCMINR	0x0001
Hour column register	RTCHOURR	0x0002
- (note 1)	-	0x0003
Day of the week column register	RTCDAYR	0x0004
Day column register	RTCDATER	0x0005
Month column register (PAGE0)	RTCMONTHR	0x0006
Selection register of 24-hour,12-hour (PAGE1)	RICWONTHR	0x0000
Year column register (PAGE0)	RTCYEARR	0x0007
Leap year register (PAGE1)	RICTEARK	0x0007
PAGE register	RTCPAGER	0x0008
- (note 1)	-	0x0009
- (note 1)	-	0x000A
- (note 1)	-	0x000B
Reset register	RTCRESTR	0x000C
Reserved	-	0x000D
- (note 1)	-	0x000E
- (note 1)	-	0x000F

Note 1: "0" is read by reading the address. Writing is disregarded.

Note 2: Access to the "Reserved" areas is prohibited.

26.3.2 Control Register

Reset operation initializes the following registers.

- RTCPAGER<PAGE>, <ADJUST>, <INTENA>
- RTCRESTR<RSTALM>, <RSTTMR>, <DIS16HZ>, <DIS1HZ>, <DIS2HZ>, <DIS4HZ>, <DIS8HZ>

Other clock-related registers are not initialized by reset operation.

Before starting the RTC, set the time, month, day, day of the week, year and leap year in the relevant registers.

Caution is required in setting clock data, adjusting seconds or resetting the clock.

Refer to "26.4.3 Entering the Low Power Consumption Mode" for more information.

Page 1030 2022/09/30



Table 26-1 PAGE0 (clock function) register

Symbol	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function
RTCSECR	-	40sec.	20sec.	10sec.	8sec.	4sec.	2sec.	1sec.	Second column
RTCMINR	1	40min.	20min.	10min.	8min.	4min.	2min.	1min.	Minute column
RTCHOURR	-	-	20hours PM/AM	10hour	8hour	4hour	2hour	1hours	Hour column
RTCDAYR	ı	1	1	-	-	D	ay of the we	ek	Day of the week column
RTCDATER	-	-	Day20	Day10	Day8	Day4	Day2	Day1	Day column
RTCMONTHR	-	-	-	Oct.	Aug.	Apr.	Feb.	Jan.	Month column
RTCYEARR	year 80	year 40	year20	year 10	year 8	year 4	year 2	year 1	Year column (lower two columns)
RTCPAGER	Interrupt enable	1	1	Adjustment function	Clock ena- ble	Alarm en- able	1	PAGE setting	PAGE register
RTCRESTR	1 Hz enable	16 Hz enable	Clock reset	Alarm reset	_	2Hz enable	4Hz enable	8Hz enable	Reset register

Note: Reading RTCSECR, RTCMINR, RTCHOURR, RTCDAYR, RTCMONTHR, RTCYEARR of PAGE0 captures the current state.

Table 26-2 PAGE1 (alarm function) registers

									1
Symbol	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function
RTCSECR	-	-	-	-	-	-	-	-	-
RTCMINR	-	40min.	20min.	10min.	8min.	4min.	2min.	1min.	Minute column
RTCHOURR	-	-	20hours PM/AM	10hour	8hour	4hour	2hour	1hour	Hour column
RTCDAYR	-	-	-	-	-	D	ay of the we	ek	Day of the week column
RTCDATER	-	-	Day20	Day10	Day8	Day4	Day2	Day1	Day column
RTCMONTHR	-	-	-	-	-	-	-	24/12	24-hour clock mode
RTCYEARR	-	-	-	-	-	-	Leap-yea	ar setting	Leap-year mode
RTCPAGER	Interrupt enable	_	_	Adjustment function	Clock ena- ble	Alarm en- able	_	PAGE setting	PAGE register
RTCRESTR	1 Hz Enable	16 Hz Enable	Clock reset	Alarm reset	_	2Hz enable	4Hz enable	8Hz enable	Reset register

Note 1: Reading RTCMINR, RTCHOURR, RTCDAYR, RTCMONTHR, RTCYEARR of PAGE1 captures the current state.

Note 2: RTCSECR, RTCMINR, RTCHOURR, RTCDAYR, RTCDATER, RTCMONTHR, RTCYEARR of PAGE0 and RTCYEARR of PAGE1 (for leap year) must be read twice and compare the data captured.

Page 1031 2022/09/30

26.3.3 Detailed Description of Control Register

26.3.3.1 RTCSECR (Second column register (for PAGE0 only))

	7	6	5	4	3	2	1	0		
bit symbol	-		SE							
After reset	0	Undefined								

Bit	Bit Symbol	Туре		Functon						
7	-	R	Read as 0.	Read as 0.						
6-0	SE	R/W	Setting digit register of s	Setting digit register of second						
			000_0000 : 00sec.	001_0000 : 10sec.	010_0000 : 20sec.					
			000_0001 : 01sec.	001_0001 : 11sec.	•					
			000_0010 : 02sec.	001_0010 : 12sec.	011_0000 : 30sec.					
			000_0011 : 03sec.	001_0011 : 13sec.	•					
			000_0100 : 04sec.	001_0100 : 14sec.	100_0000 : 40sec.					
			000_0101 : 05sec.	001_0101 : 15sec.	•					
			000_0110 : 06sec.	001_0110 : 16sec.	101_0000 : 50sec.					
			000_0111 : 07sec.	001_0111 : 17sec.	•					
			000_1000 : 08sec.	001_1000 : 18sec.	•					
			000_1001 : 09sec.	001_1001 : 19sec.	101_1001 : 59sec.					

Note: The setting other than listed above is prohibited.

26.3.3.2 RTCMINR (Minute column register (PAGE0/1))

	7	6	5	4	3	2	1	0		
Bit symbol	-		MI							
After reset	0	Undefined								

Bit	Bit Symbol	Туре		F	Functon					
7	_	R	Read as 0.	Read as 0.						
6-0	МІ	R/W	Setting digit register of I	Setting digit register of Minutes.						
			000_0000 : 00min.	001_0000 : 10min.	010_0000 : 20min.	111_1111 :don't care				
			000_0001 : 01min.	001_0001 : 11min.	•	(Only PAGE1)				
			000_0010 : 02min.	001_0010: 12min.	011_0000 : 30min.					
			000_0011 : 03min.	001_0011 : 13min.	•					
			000_0100 : 04min.	001_0100 : 14min.	100_0000 : 40min.					
			000_0101 : 05min.	001_0101 : 15min.	•					
			000_0110 : 06min.	001_0110 : 16min.	101_0000 : 50min.					
			000_0111 : 07min.	001_0111 : 17min.	•					
			000_1000 : 08min.	001_1000 : 18min.	•					
			000_1001 : 09min.	001_1001 : 19min.	101_1001 : 59min.					

Note: The setting other than listed above is prohibited.



26.3.3.3 RTCHOURR (Hour column register(PAGE0/1))

(1) 24-hour clock mode (RTCMONTHR<MO0>= "1")

	7	6	5	4	3	2	1	0	
Bit symbol	-	-	но						
After reset	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	

Bit	Bit Symbol	Туре		Functon						
7-6	-	R	Read as 0.							
5-0	но	R/W	Setting digit register of I	Setting digit register of Hour.						
			00_0000 : 0 o'clock	01_0000 : 10 o'clock	10_0000 : 20 o'clock					
			00_0001 : 1 o'clock	01_0001 : 11 o'clock	10_0001 : 21 o'clock					
			00_0010 : 2 o'clock	01_0010 : 12 o'clock	10_0010 : 22 o'clock					
			00_0011 : 3 o'clock	01_0011 : 13 o'clock	10_0011 : 23 o'clock					
			00_0100 : 4 o'clock	01_0100 : 14 o'clock						
			00_0101 : 5 o'clock	01_0101 : 15 o'clock	11_1111 : don't care					
			00_0110 : 6 o'clock	01_0110 : 16 o'clock	(Only PAGE1)					
			00_0111 : 7 o'clock	01_0111 : 17 o'clock						
			00_1000 : 8 o'clock	01_1000 : 18 o'clock						
			00_1001 : 9 o'clock	01_1001 : 19 o'clock						

Note: The setting other than listed above is prohibited.

(2) 12-hour clock mode (RTCMONTHR<MO0> = "0")

	7	6	5	4	3	2	1	0	
Bit symbol	-	-	НО						
After reset	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	

Bit	Bit Symbol	Туре		Functon						
7-6	-	R	Read as 0.	Read as 0.						
5-0	НО	R/W	Setting digit register of H	our.						
			(AM)	(PM)						
			00_0000 : 0 o'clock	10_0000 : 0 o'clock	11_1111 : don't care (Only PAGE1)					
			00_0001 : 1 o'clock	10_0001 : 1 o'clock						
			00_0010 : 2 o'clock	10_0010 : 2 o'clock						
			00_0011 : 3 o'clock	10_0011 : 3 o'clock						
			00_0100 : 4 o'clock	10_0100 : 4 o'clock						
			00_0101 : 5 o'clock	10_0101 : 5 o'clock						
			00_0110 : 6 o'clock	10_0110 : 6 o'clock						
			00_0111 : 7 o'clock	10_0111 : 7 o'clock						
			00_1000 : 8 o'clock	10_1000 : 8 o'clock						
			00_1001 : 9 o'clock	10_1001 : 9 o'clock						
			01_0000 : 10 o'clock	11_0000 : 10 o'clock						
			01_0001 : 11 o'clock	11_0001 : 11 o'clock						

Note: The setting other than listed above is prohibited.

Page 1033 2022/09/30

26.3 Detailed Description Register

26.3.3.4 RTCDAYR (Day of the week column register(PAGE0/1))

	7	6	5	4	3	2	1	0
Bit symbol	-	-	-	-	-	WE		
After reset	0	0	0	0	0	Undefined	Undefined	Undefined

Bit	Bit Symbol	Туре		Function					
7-3	-	R	Read as 0.						
2-0	WE	R/W	Setting digit register of day of the wee	etting digit register of day of the week.					
			000: Sunday 11	1: don't care (Only PAGE1)					
			001: Monday						
			010: Tuesday						
			011: Wednesday						
			100: Thursday						
			101: Friday						
			110: Saturday						

Note: The setting other than listed above is prohibited.

26.3.3.5 RTCDATER (Day column register (for PAGE0/1))

	7	6	5	4	3	2	1	0	
Bit symbol	-	-	DA						
After reset	0	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	

Bit	Bit Symbol	Туре		Functon							
7-6	-	R	Read as 0.								
5-0	DA	R/W	Setting digit register of	day.							
				01_0000 : 10th day	10_0000 : 20th day	11_0000 : 30th day					
			00_0001 : 1st day	01_0001 : 11th day	10_0001 : 21st day	11_0001 : 31st day					
			00_0010 : 2nd day	01_0010 : 12th day	10_0010 : 22nd day						
			00_0011 : 3rd day	01_0011 : 13th day	10_0011 : 23rd day	11_1111 : don't care					
			00_0100 : 4th day	01_0100 : 14th day	10_0100 : 24th day	(Only PAGE1)					
			00_0101 : 5th day	01_0101 : 15th day	10_0101 : 25th day						
			00_0110 : 6th day	01_0110 : 16th day	10_0110 : 26th day						
			00_0111 : 7th day	01_0111 : 17th day	10_0111 : 27th day						
			00_1000 : 8th day	01_1000 : 18th day	10_1000 : 28th day						
			00_1001 : 9th day	01_1001 : 19th day	10_1001 : 29th day						

Note 1: The setting other than listed above is prohibited.

Note 2: Do not set for non-existent days (e.g.: 30th Feb.).



26.3.3.6 RTCMONTHR (Month column register (for PAGE0 only))

	7	6	5	4	3	2	1	0
Bit symbol	-	-	-	MO				
After reset	0	0	0	Undefined	Undefined	Undefined	Undefined	Undefined

Bit	Bit Symbol	Туре		Functon						
7-5	_	R	Read as 0.	Read as 0.						
4-0	МО	R/W	Setting digi	etting digit register of Month.						
			0_0001 :	January	0_0111:	July				
			0_0010 :	February	0_1000:	August				
			0_0011 :	March	0_1001:	September				
			0_0100 :	April	1_0000 :	October				
			0_0101 :	May	1_0001:	November				
			0_0110 :	June	1_0010 :	December				

Note: The setting other than listed above is prohibited.

26.3.3.7 RTCMONTHR (Selection of 24-hour clock or 12-hour clock (for PAGE1 only))

	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	MO0
After reset	0	0	0	0	0	0	0	Undefined

Bit	Bit Symbol	Туре	Function
7-1	-	R	Read as 0.
0	MO0	R/W	0: 12-hour 1: 24-hour

 $\label{local_Note:Do} \mbox{Note:Do not change the RTCMONTHR<MO0> while the RTC is in operation.}$

Page 1035 2022/09/30

26.3 Detailed Description Register

26.3.3.8 RTCYEARR (Year column register (for PAGE0 only))

	7	6	5	4	3	2	1	0			
bit symbol		YE									
After reset	Undefined										

Bit	Bit Symbol	Туре		Function	ı	
7-0	YE	R/W	Setting digit register of Year.			
			0000_0000 : 00 years	0001_0000 : 10 years	0110_0000 : 60 years	
			0000_0001 : 01 year		•	
			0000_0010 : 02 years	0010_0000 : 20 years	0111_0000 : 70 years	
			0000_0011 : 03 years	•	•	
			0000_0100 : 04 years	0011_0000 : 30 years	1000_0000 : 80 years	
			0000_0101 : 05 years	•	•	
			0000_0110 : 06 years	0100_0000 : 40 years	1001_0000 : 90 years	
			0000_0111 : 07 years		•	
			0000_1000 : 08 years	01001_0000 : 50 years	•	
			0000_1001 : 09 years	•	1001_1001 : 99 years	

Note: The setting other than listed above is prohibited.

26.3.3.9 RTCYEARR (Leap year register (for PAGE1 only))

	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	LEAP	
After reset	0	0	0	0	0	0	Undefined	Undefined

Bit	Bit Symbol	Туре	Functon				
7-2	-	R	Read as 0.				
1-0	LEAP	R/W	00 : leap year 01 : one year after leap year 10 : two years after leap year 11 : three years after leap year				



26.3.3.10 RTCPAGER(PAGE register(PAGE0/1))

	7	6	5	4	3	2	1	0
Bit symbol	INTENA	-	-	ADJUST	ENATMR	ENAALM	-	PAGE
After reset	0	0	0	0	Undefined	Undefined	0	0

Bit	Bit Symbol	Туре	Function
7	INTENA	R/W	INTRTC
			0:Disable
			1:Enable
6-5	-	R	Read as 0.
4	ADJUST	R/W	[Write]
			0: Don't care
			1: Sets ADJUST request
			Adjusts seconds. The request is sampled when the sec. counter counts up.
			If the time elapsed is between 0 and 29 seconds, the sec. counter is cleared to "0".
			If the time elapsed is between 30 and 59 seconds, the min. counter is carried and sec. counter is cleared
			to "0".
			[Read]
			0: ADJUST no request
			1: ADJUST requested
			If "1" is read, it indicates that ADJUST is being executed. If "0" is read, it indicates that the execution
			is finished.
3	ENATMR	R/W	Clock
			0: Disable
			1: Enable
2	ENAALM	R/W	ALARM
			0: Disable
			1: Enable
1	_	R	Read as 0.
0	PAGE	R/W	PAGE selection
			0:Selects Page0
			1:Selects Page1

Note 1: A read-modify-write operation cannot be performed.

Note 2: To set interrupt enable bits to <ENATMR>, <ENAALM> and <INTENA>, you must follow the order specified here. Make sure not to set them at the same time (make sure that there is time lag between interrupt enable and clock/alarm enable). To change the setting of <ENATMR> and <ENAALM>, <INTENA> must be disabled first.

Example: Clock setting/Alarm setting

Page 1037 2022/09/30

26.3.3.11 RTCRESTR (Reset register (for PAGE0/1))

	7	6	5	4	3	2	1	0
Bit symbol	DIS1HZ	DIS16HZ	RSTTMR	RSTALM	-	DIS2HZ	DIS4HZ	DIS8HZ
After reset	1	1	0	0	0	1	1	1

Bit	Bit Symbol	Туре	Function
7	DIS1HZ	R/W	1 Hz
			0:Enable
			1: Disable
6	DIS16HZ	R/W	16 Hz
			0: Enable
			1: Disable
5	RSTTMR	R/W	[Write]
			0: Don't care
			1: Sec.counter reset
			Resets the second counter. The Request is sampled using low-speed clock.
			[Read]
			0: No reset request
			1: RESET requested
			If "1" is read, it indicates that RESET is being executed. If "0" is read, it indicates that the execution is
			finished.
4	RSTALM	R/W	0: Don't care
			1: Alarm reset
			Initialize alarm registers (Minute column, hour column, day column and day of the week column) as follows.
			Minus: 00, Hour:00, Day:01, Day of the week: Sunday
3	_	R	Read as 0.
2	DIS2HZ	R/W	2 Hz
			0: Enable
			1: Disable
1	DIS4HZ	R/W	4 Hz
			0: Enable
			1: Disable
0	DIS8HZ	R/W	8 Hz
			0: Enable
			1: Disable

Note 1: A read-modify-write operation cannot be performed for this register.

The setting of RTCPAGER<ENAALM> and <DIS1HZ>, <DIS16HZ>, <DS8HZ>, <DS4MZ>, <DS2MZ> used for alarm, 1Hz interrupt and 2Hz interrupt, 4Hz interrupt, 8Hz interrupt, 16Hz interrupt are shown as below.



Table 26-3 Select interrupt source signal

<dis1hz></dis1hz>	<dis2hz></dis2hz>	<dis4hz></dis4hz>	<dis8hz></dis8hz>	<dis16hz></dis16hz>	RTCPAGER <enaalm></enaalm>	Interrupt source signal			
1	1	1	1	1	1	ALARM			
0	1	1	1	1	0	1 Hz			
1	0	1	1	1	0	2 Hz			
1	1	0	1	1	0	4Hz			
1	1	1	0	1	0	8Hz			
1	1	1	1	0	0	16 Hz			
	Others								

Page 1039 2022/09/30

26.4 Operational Description

The RTC incorporates a second counter that generates a 1Hz signal from a 32.768 kHz signal.

The second counter operation must be taken into account when using the RTC.

26.4.1 Reading clock data

1. Using 1Hz interrupt

The 1Hz interrupt is generated being synchronized with counting up of the second counter.

Data can be read correctly if reading data after 1Hz interrupt occurred.

2. Using pair reading

There is a possibility that the clock data may be read incorrectly if the internal counter operates carry during reading. To ensure correct data reading, read the clock data twice as shown below. A pair of data read successively needs to match.




Figure 26-2 Flowchart of the clock data reading

26.4.2 Writing clock data

A carry during writing ruins correct data writing. The following procedure ensures the correct data writing.

1. Using 1 Hz interrupt

The 1Hz interrupt is generated by being synchronized with counting up of the second counter. If data is written in the time between 1Hz interrupt and subsequent one second count, it completes correctly.

2. Resetting counter

Write data after resetting the second counter.

The 1Hz-interrupt is generated one second after enabling the interrupt subsequent to counter reset.

The time must be set within one second after the interrupt.




Figure 26-3 Flowchart of the clock data writing

3. Disabling the clock

Writing "0" to RTCPAGER<ENATMR> disables clock operation including a carry.

Stop the clock after the 1Hz-interrupt. The second counter keeps counting.

Set the clock again and enable the clock within one second before next 1Hz-interrupt




Figure 26-4 Flowchart of the disabling clock

Page 1041 2022/09/30

26.5 Alarm function TMPM369FDFG/XBG

26.4.3 Entering the Low Power Consumption Mode

To enter SLEEP mode, in which the system clock stops, after changing clock data, adjusting seconds or resetting the clock, be sure to observe one of the following procedures

- 1. After changing the clock setting registers, setting the RTCPAGER<ADJUST> bit or setting the RTCRESTR<RSTTMR> bit, wait for one second for an interrupt to be generated.
- 2. After changing the clock setting registers, setting the RTCPAGER<ADJUST> bit or setting the RTCRESTR<RSTTMR> bit, read the corresponding clock register values, <ADJUST> or <RSTTMR> to make sure that the setting you have made is reflected.

26.5 Alarm function

By writing "1" to RTCPAGER<PAGE>, the alarm function of the PAGE1 registers is enabled.

The INTRTC interrupt signal is falling edge triggered. Specify the falling edge as the active state in the CG Interrupt Mode Control Register.

26.5.1 The INTRTC interrupt is generated when the values of the PAGE0 clock register and the PAGE1 alarm register correspond

when the values of the PAGE0 clock register and the PAGE1 alarm register correspond, the INTRTC interrupt is generated.

The alarm settings are shown as follows.

Initialize the alarm with alarm prohibited. Write "1" to RTCRESTR<RSTALM>.

It makes the alarm setting to be 00 minus, 00 hour, 01 day and Sunday.

Setting alarm for minus, hour, date and day is done by writing data to the relevant PAGE1 register.

Enable the alarm with the RTCPAGER<ENAALM> bit. Enable the interrupt with the RTCPAGER<INTE-NA> bit.

The following is an example program for generating INTRTC interrupt at noon (12:00) on Monday 5th.

		7	6	5	4	3	2	1	0	
RTCPAGER	\leftarrow	0	0	0	0	1	0	0	1	Disable alarm, sets PAGE1
RTCRESTR	\leftarrow	1	1	0	1	0	0	0	0	Initialize alarm
RTCDAYR	\leftarrow	0	0	0	0	0	0	0	1	Monday
RTCDATER	\leftarrow	0	0	0	0	0	1	0	1	5th day
RTCHOURR	\leftarrow	0	0	0	1	0	0	1	0	Sets 12 o'clock
RTCMINR	\leftarrow	0	0	0	0	0	0	0	0	Sets 00 minus
RTCPAGER	\leftarrow	0	0	0	0	1	1	0	0	Enables alarm
RTCPAGER	\leftarrow	1	0	0	0	1	1	0	0	Enables interrupts

The above alarm works in synchronization with the low-speed clock. When the CPU is operating at high frequency oscillation, a maximum of one clock delay at fs (about 30µs) may occur for the time register setting be become valid.

Note:To make the alarm work repeatedly (e.g. every Wednesday at 12:00), next alarm must be set during the INTETC interrupt routine that is generated when the time set for the alarm matches the RTC count.



27. Power-on-Reset Circuit (POR)

The power-on-reset circuit (POR) generates a power-on reset signal when power-on.

Power supply voltage is indicated as DVDD3.

27.1 Structure

Power-on-reset circuit consists of the reference voltage generation circuit, comparators, the LVD reset circuit and the power-on counter.

This circuit compares a voltage divided by the ladder resistor with a reference voltage generated in the reference voltage generation circuit in the comparator.




Figure 27-1 Power-on-reset circuit

For details of LVDRCR in LVD reset circuit, refer to Section "Voltage detection circuit (LVD)".

27.2 Function

At power-on, a power-on detection signal generates while power supply voltage is lower than the releasing voltage. Power-on detection signal is released at the timing when DVDD3 is over 2.3 ± 0.2 V.

If the power-on detection signal is released and the reset detection signal is also released, the power-on counter starts to operate. After waiting time (approximately 0.8ms) has elapsed, the power-on reset signal is released.

Page 1043 2022/09/30

27.2 Function TMPM369FDFG/XBG

During the power-on reset signal generation, the CPU and the peripheral functions are reset.

When a reset input is not used, supply voltage must be raised to the recommended operational voltage range until the power-on reset releasing. If power supply voltage does not reach to the recommended operational voltage range during this period, TMPM369FDFG/XBG cannot operate properly.

Note: Due to the fluctuation of supply voltage, the power-on reset circuit may not operate properly. Users should give due consideration based on the electrical characteristic in the device designing.




Figure 27-2 Power-on-reset operation timing



28. Low Voltage Detection Circuit (LVD)

Low voltage detection circuit generates a reset signal or an interrupt signal by detecting a decreasing/increasing voltage.

Supply voltage is indicated as DVDD3.

Note: Due to the fluctuation of supply voltage, the power-on reset circuit may not operate properly. Users should give due consideration based on the electrical characteristic in the device designing.

28.1 Structure

The low voltage detection circuit consists of a reference voltage generation circuit, comparators and control registers.

Supply voltage is divided by a ladder resistor and input to the voltage selection circuit. In the voltage selection circuit, a voltage is chosen according to the detected voltage then compared with the reference voltage in the comparator. If the supply voltage is upper/lower than the detected voltage, a reset/interrupt signal occurs.




Figure 28-1 Block diagram of LVD (described only LVD interrupt circuit)

Refer to Section "Power-on-reset circuit" about the LVD reset circuit block diagram.

28.2 Registers TMPM369FDFG/XBG

28.2 Registers

28.2.1 Register List

Base Address = 0x400F_4000

Register name		Address(Base+)
LVD reset control register	LVDRCR	0x0000
LVD interrupt control register	LVDICR	0x0004
LVD status register	LVDSR	0x0008

28.2.2 LVDRCR (LVD reset control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	_
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	LVDRSTEN	-		LVDLVL1		LVDEN1
After reset	0	0	1	0	0	0	0	1

Bit	Bit Symbol	Туре	Function
31 - 6	-	R	Read as "0".
5	LVDRSTEN	R/W	Controls LVDRST output
			0: Disabled
			1: Enabled
4	_	R	Read as "0".
3 - 1	LVDLVL1[2:0]	R/W	Detected voltage
			000: 2.4 ± 0.1V
			001: 2.5 ± 0.1V
			010: 2.6 ± 0.1V
			011: 2.7 ± 0.1V
			100: 2.8 ± 0.1V
			101: 2.9 ± 0.1V
			110: Reserved
			111: Reserved
0	LVDEN1	R/W	Low voltage detection operation
			0: Disabled
			1: Enabled

Note:LVDRCR is initialized by power-on reset operation.



28.2.3 LVDICR (LVD interrupt control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	LVDINTEN	INTSEL		LVDLVL2		LVDEN2
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31 - 6	-	R	Read as "0".
5	LVDINTEN	R/W	Controls INTLVD output
			0: Disabled 1: Enabled
4	INTSEL	R/W	INT generation condition 0: Only lower than the setting voltage when voltage decreasing. 1: Both lower and upper than the setting voltage when voltage decreasing.
3 - 1	LVDLVL2[2:0]	R/W	Detected voltage 000: 2.80± 0.1V 001: 2.85 ± 0.1V 010: 2.90 ± 0.1V 011: 2.95 ± 0.1V 100: 3.00 ±0.1V 111: 3.15 ± 0.1V
0	LVDEN2	R/W	Low voltage detection operation 0: Disabled 1: Enabled

Note:LVDICR is initialized by power-on reset, LVD reset and reset with $\overline{\text{RESET}}$ pin.

28.2 Registers TMPM369FDFG/XBG

28.2.4 LVDSR (Status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	_	-	-	LVDST2	LVDST1
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Function
31 - 2	_	R	Read as "0".
1	LVDST2	R	Indicates LVDLVL2 low voltage detection status
			0: Power supply voltage is upper than the detection voltage.
			1: Power supply voltage is lower than the detection voltage.
0	LVDST1	R	Indicates LVDLVL1 low voltage detection status
			0: Power supply voltage is upper than the detection voltage.
			1: Power supply voltage is lower than the detection voltage.

Note:LVDSR is initialized by power-on-reset, LVD reset and reset with $\overline{\text{RESET}}$ pin.



28.3 Operation Description

28.3.1 Detection Voltage Selection and Enabling/Disabling the Operation

The LVDICR register sets the following; choosing the detection voltage, setting the operation to enable/disable, choosing output conditions and setting the output to enable/disable. The LVDICR register is initialized with the power-on reset, the LVD reset or the reset by \overline{RESET} pin.

The LVDICR<LVDLVL2[2:0]> bit chooses the detection voltage. If LVDICR<LVDEN2> is set to "1", low voltage detection operation is enabled.

Note:While supply voltage is lower than the detection voltage, if low voltage detection operation is enabled, INTLVD will generate at this timing.

28.3.2 Lower Voltage Detection

If supply voltage is lower than the detection voltage level, INTLVD generates. When the LVDICR<INTSEL> is set to "1", if supply voltage is upper than the detection voltage, INTLVD generates.

After lower voltage detection, to detect INTLVD is required a certain time. If this period is shorter than expected, INTLVD may not generate.

If supply voltage is lower than 2.7V, MCU operation is not guaranteed. In this case, supply voltage must be decreased to 0V and then power-on.




Figure 28-2 low voltage detection Timing

28. Low Voltage Detection Circuit (LVD)

28.3 Operation Description TMPM369FDFG/XBG



29. Ocsillation Frequency Detector (OFD)

The oscillation frequency detector circuit (OFD) detects abnormal clock frequency. To use the OFD, abnormal states of clock such as a harmonic, a subharmonic or stopped state can be detected.

The OFD monitors the target clock frequency using reference frequency and generates a reset signal if abnormal state is detected. TMPM369FDFG/XBG use internal high-speed oscillator clock 2 (f_{IHOSC2}) as a reference and the target clock are an internal high-speed oscillator clock 1 (f_{IHOSC1}) and an external high-speed oscillator clock(f_{EHOSC}). They are selected by CGOSCCR<OSCSEL>.

Note: It is not guaranteed that OFD can detect all defects at any time, and it is not a circuit to measure error frequency.

29.1 Block diagram




Figure 29-1 Ocsillation Frequency Detector Block diagram

Page 1051 2022/09/30

29.2 Registers TMPM369FDFG/XBG

29.2 Registers

29.2.1 Register List

Base Address = 0x400F_1000

Register name		Address(Base+)
Control register 1	OFDCR1	0x0000
Control register 2	OFDCR2	0x0004
Lower detection frequency setting register0 (IHOSC1)	OFDMN0	0x0008
Lower detection frequency setting register1 (EHOSC)	OFDMN1	0x000C
Higher detection frequency setting register0 (IHOSC1)	OFDMX0	0x0010
Higher detection frequency setting register1 (EHOSC)	OFDMX1	0x0014
Reset control register	OFDRST	0x0018
Status register	OFDSTAT	0x001C
External high frequency oscillaion clock monitor register	OFDMON	0x0020

Note: Access to the "Reserved" area is prohibited.



29.2.1.1 OFDCR1 (Control register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				OFD	WEN			
After reset	0	0	0	0	0	1	1	0

Bit	Bit Symbol	Туре	Description
31-8	-	R	Read as 0.
7-0	OFDWEN[7:0]	R/W	Controls register write
			0x06: Disable
			0xF9: Enable
			Setting 0xF9 enables to write registers except OFDCR1.
			When writing a value except 0x06 or 0xF9, 0x06 is written.
			If writing register is disabled, reading from each register is enabled.

Page 1053 2022/09/30

29.2.1.2 OFDCR2 (Control register 2)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				OFI	DEN			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Description
31-8	-	R	Read as 0.
7-0	OFDEN[7:0]	R/W	Controls frequency detecting. 0x00: Disable 0xE4: Enable Writing a value except 0x00 or 0xE4 is invalid and a value will not be changed.



29.2.1.3 OFDMN0 (Lower detection frequency setting register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	OFDMN0
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				OFD	MN0			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Description
31-9	-	R	Read as 0.
8-0	OFDMN0[8:0]	R/W	Sets internal lower detection frequency.

Note: Writing to the register of OFDMN0 is protected while OFD circuit is operating.

29.2.1.4 OFDMN1 (Lower detection frequency setting register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	OFDMN1
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				OFD	MN1			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Description
31-9	-	R	Read as 0.
8-0	OFDMN1[8:0]	R/W	Sets external lower detection frequency.

Note: Writing to the register of OFDMN1 is protected while OFD circuit is operating.

Page 1055 2022/09/30

29.2 Registers TMPM369FDFG/XBG

29.2.1.5 OFDMX0 (Higher detection frequency setting register 0)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol								
	1	-	-	-	-	-	1	OFDMX0
After reset	- 0	- 0	- 0	- 0	- 0	- 0	- 0	OFDMX0 0
				0 4	0 3		0	
		0	0	4		0	0 1	0

Bit	Bit Symbol	Туре	Description
31-9	-	R	Read as 0.
8-0	OFDMX0[8:0]	R/W	Sets internal higher detection frequency.

Note: Writing to the register of OFDMX0 is protected while OFD circuit is operating.

29.2.1.6 OFDMX1 (Higher detection frequency setting register 1)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	OFDMX1
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol				OFD	MX1			
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Description
31-9	-	R	Read as 0.
8-0	OFDMX1[8:0]	R/W	Sets external higher detection frequency.

Note: Writing to the register of OFDMX1 is protected while OFD circuit is operating.



29.2.1.7 OFDRST (Reset control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	OFDRSTEN
After reset	0	0	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Description
31-1	-	R	Read as 0.
0	OFDRSTEN	R/W	Controls generating a reset. 0: Disable 1: Enable

Note: Writing to the register of OFDRST is protected while OFD circuit is operating.

Page 1057 2022/09/30

29.2 Registers TMPM369FDFG/XBG

29.2.1.8 OFDSTAT (Status register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	OFDBUSY	FRQERR
After reset	0	0	0	0	0	0	0	0

Bit	Bit Symbol	Туре	Description
31-2	_	R	Read as 0.
1	OFDBUSY	R	OFD operation 0: Run 1: Stop
0	FRQERR	R	Error detecting flag 0: No Error 1: Error



29.2.1.9 OFDMON (External high frequency odcillation clock monitor register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	OFDMON
After reset	0	0	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Description
31-1	_	R	Read as 0.
0	OFDMON	R/W	Select intended detection frequency
			0: Normal detection mode Target clock which is selected by CGOSCCR <oscsel></oscsel>
			1: Monitor mode
			Monitor the oscillation condition of EHOSC when system is opearated by IHOSC1

Note: Writing to the register of OFDRST is protected while OFD circuit is operating.

29.3 Operational Description

29.3.1 Setting

All register except OFDCR1 can not be written by reset. They are can be written by writing "0xF9" to OFDCR1.

The range of detection frequency is setting by OFDMX and OFDMN for each clock. The reset generation is set for enabling or disabling by OFDRST, and writing "0xE4" to OFDCR2 enables the oscillation frequency detection.

To protect the mistaken writting, shout be written "0x06" to OFDCR1. And the register should be modified when OFD is sttoped.

29.3.2 Operation

From the operation start-up to detection start-up, time length as two cycle of detecting clock is needed.

OFDSTAT<OFDBSY> can confirm whether it is operating. Detecting cycle is 256/reference clock frequency.

The oscillation condition can be confirmed by monitor function before system clock is chaged to the external oscillation clock EHOSC. At this time, disable reset generation and monitor the oscillation condition by OFDSTAT<FRQERR>. Since the OFDSTAT<OFDBSY> changes to operating until the state of OFD-STAT<FRQERR> changes valid, time length as two cycle of detecting clock is needed.

When generating reset is enabled, OFD generates reset if the target clock frequency exceeds the frequency limit set by OFDMN and OFDMX. From detection of abnormal to reset generation, time length as two cycle of detecting clock is needed.

The reset generated by OFD does not make itself and OFD continues detected operation. Therefore, fosc is initialized to IHOSC1 and the target clock changes to IHOSC1 and detected operation is continued. When the target clock frequency is IHOSC1 and the reset generated by OFD, the reset is generated continuously until OFD detects correctly. From detection of abnormal to reset generation, time length as two cycle of detecting clock is needed.

Note: There are several factors of reset. Clock generator register CGRSTFLG can confirm the factors. For details of CGRSTFLG see chapter "exception."



29.3.3 Detection Frequency

The detection frequency have a detection frequency range and an undetectable frequency range because of oscillation accuracy. Therefore, it is undefined whether to be detected between detection frequency range and undetectable it.

The upper and lower limit of detecting frequency are calcurated by the maxmum error of a target clock and a reference clock.

By the way of rounding the calcurated result when OFDMX and OFDMN are decided, the upper and lower limit of detecting and undetecting range shown as follows. The way of rouding is selected depending on the uneveness of the detected clock.

· In case of rounding up OFDMX and rouding down OFDMN

The target clock is higher than the upper limit of undetecting ragne and lower than the lower limit of undetecting range.

· In case of rounding down OFDMX and rouding down OFDMM

The target clock is lower than the upper limit of undetecting ragne and higher than the lower limit of undetecting range.

The higher and lower limit of the detection frequency is calculated from the maximum error of the target clock and the reference.

How to calculate the setup value of OFDMN/OFDMX is shown below when the target clock error is $\pm 3\%$ (undetecting range) and the reference clock error is $\pm 5\%$. In this example, OFDMX is rounded up and OFDMX is rounded down.

_				
ĺ	target clock	10MHz ± 3%	Max.10.3MHz	 С
L	target clock	TOWINZ ± 3%	Min. 9.7MHz	 b
ĺ	reference clock	10MH= 1 F0/	Max.10.5MHz	 f
l	reference clock	10MHz ± 5%	Min. 9.5MHz	 е

OFDMX =
$$c \div e \times 64 = 69.39... = 70$$
 (Rounding up to nearest decimal) = $0x46$

OFDMN =
$$b \div f \times 64 = 59.12... = 59$$
 (Rounding down to nearest decimal) = $0x3B$

At this time, the detecting range is calculated shown below.

$$a = e \times OFDMN \div 64 = 8.76$$

$$d = f \times OFDMX \div 64 = 11.5$$

And the undetecting range is calculated shown below.

$$g = e \times OFDMX \div 64 = 10.4$$

$$h = f \times OFDMN \div 64 = 9.68$$

Setting "0x46" to the register OFDMX and "0x3B" to the register OFDMN, when the target clock of higher than 11.5MHz or lower than 8.76MHz is detected, the oscillation frequency detector outputs a reset signal. And whe the target clock of higher than 9.68MHz and lower than 10.4MHz is detected, the oscillation frequency detector does not output a reset signal.

Figure 29-2 shows the detection or undetectable and detectable frequency range.

Page 1061 2022/09/30

Figure 29-2 Example of detection frequency range (in case of 10MHz)

29.3.4 Available Operation Mode

The oscillation frequency detection is available only in NORMAL and IDLE mode. Before shifting to another mode, disable the oscillation frequency detection.



29.3.5 Example of Operational Procedure

The example of operational procedure is shown below.

After reset, confirms various reset factor by CGRSTFLG. If the reset factor is not by the oscillation frequency detect, enable external oscillation, set register to use OFD and enable operation. Reset output must be disabled at this time.

After waiting the OFD operation is started, confirms abnormal status flag, and if there is not abnormal status, change to external oscillation clock.




Figure 29-3 Example of operational procedure

Page 1063 2022/09/30

29. Ocsillation Frequency Detector (OFD)

29.3 Operational Description TMPM369FDFG/XBG

Page 1064 2022/09/30



30. Watchdog Timer(WDT)

The watchdog timer (WDT) is for detecting malfunctions (runaways) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation.

If the watchdog timer detects a runaway, it generates a INTWDT interrupt or reset.

Note: INTWDT interrupt is a factor of the non-maskable interrupts (NMI).

Also, the watchdog timer notifies of the detecting malfunction to the external peripheral devices from the watchdog timer pin (WDTOUT) by outputting "Low".

Note: This product does not have the watchdog timer out pin ($\overline{\text{WDTOUT}}$).

30.1 Configuration

Figure 30-1 shows the block diagram of the watchdog timer.




Figure 30-1 Block Diagram of the Watchdog Timer

Page 1065 2022/09/30

30.2 Register TMPM369FDFG/XBG

30.2 Register

The followings are the watchdog timer control registers and addresses.

Base Address = 0x400F_2000

Register name	Address(Base+)	
Watchdog Timer Mode Register	WDMOD	0x0000
Watchdog Timer Control Register	WDCR	0x0004

30.2.1 WDMOD(Watchdog Timer Mode Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	WDTE		WDTP		-	I2WDT	RESCR	-
After reset	1	0	0	0	0	0	1	0

Bit	Bit Symbol	Туре		Function
31-8	-	R	Read as 0.	
7	WDTE	R/W	Enable/Disable control	
			0:Disable 1:Enable	
6-4	WDTP[2:0]	R/W	Selects WDT detection time(Refer	toTable 30-1)
			000: 2 ¹⁵ /fsys	100: 2 ²³ /fsys
			001: 2 ¹⁷ /fsys	101: 2 ²⁵ /fsys
			010: 2 ¹⁹ /fsys	110:Setting prohibited.
			011: 2 ²¹ /fsys	111:Setting prohibited.
3	_	R	Read as 0.	
2	I2WDT	R/W	Operation when IDLE mode	
			0: Stop	
			1:In operation	
1	RESCR	R/W	Operation after detecting malfunction	on
			0: INTWDT interrupt request gener	ates. (Note)
			1: Reset	
0	-	R/W	Write 0.	

Note: INTWDT interrupt is a factor of the non-maskable interrupts (NMI).



Table 30-1 Detection time of watchdog timer (fc = 80MHz)

Clock gear value	WDMOD <wdtp[2:0]></wdtp[2:0]>						
CGSYSCR <gear[2:0]></gear[2:0]>	000	001	010	011	100	101	
000 (fc)	0.41 ms	1.64 ms	6.55 ms	26.21 ms	104.86 ms	419.43 ms	
100 (fc/2)	0.82 ms	3.28 ms	13.11 ms	52.43 ms	209.72 ms	838.86 ms	
101 (fc/4)	1.64 ms	6.55 ms	26.21 ms	104.86 ms	419.43 ms	1.68 s	
110 (fc/8)	3.28 ms	13.11 ms	52.43 ms	209.72 ms	838.86 ms	3.36 s	
111 (fc/16)	6.55 ms	26.21 ms	104.86 ms	419.43 ms	1.68 s	6.71 s	

Page 1067 2022/09/30

30.2 Register TMPM369FDFG/XBG

30.2.2 WDCR (Watchdog Timer Control Register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol		WDCR						
After reset	-	-	-	-	-	-	-	-

Bit	Bit Symbol	Туре	Function
31-8	_	R	Read as 0.
7-0	WDCR	W	Disable/Clear code 0xB1:Disable code
			0x4E: Clear code Others:Reserved



30.3 Operations

30.3.1 Basic Operation

The Watchdog timer is consists of the binary counters that work using the system clock (fsys) as an input. Detecting time can be selected between 2¹⁵, 2¹⁷, 2¹⁹, 2²¹, 2²³ and 2²⁵ by the WDMOD<WDTP[2:0]>. The detecting time as specified is elapsed, the watchdog timer interrupt (INTWDT) generates, and the watchdog timer out pin (WDTOUT) output "Low".

To detect malfunctions (runaways) of the CPU caused by noise or other disturbances, the binary counter of the watchdog timer should be cleared by software instruction before INTWDT interrupt generates. If the binary counter is not cleared, the non-maskable interrupt generates by INTWDT. Thus CPU detects malfunction (runway), malfunction countermeasure program is performed to return to the normal operation.

Additionally, it is possible to resolve the problem of a malfunction (runaway) of the CPU by connecting the watchdog timer out pin to reset pins of peripheral devices.

Note: This product does not include a watchdog timer out pin (WDTOUT).

30.3.2 Operation Mode and Status

The watchdog timer begins operation immediately after a reset is cleared.

If not using the watchdog timer, it should be disabled.

The watchdog timer cannot be used as the high-speed frequency clock is stopped. Before transition to below modes, the watchdog timer should be disabled. In IDLE mode, its operation depends on the WDMOD <I2WDT> setting.

- STOP1 mode
- STOP2 mode

Also, the binary counter is automatically stopped during debug mode.

Operation when malfunction (runaway) is detected 30.4

30.4.1 INTWDT interrupt generation

In the Figure 30-2 shows the case that INTWDT interrupt generates (WDMOD<RESCR>="0").

When an overflow of the binary counter occurs, INTWDT interrupt generates. It is a factor of non-maskable interrupt (NMI). Thus CPU detects non-maskable interrupt and performs the countermeasure program.

The factor of non-maskable interrupt is the plural. CGNMIFLG identifies the factor of non-maskable interrupts. In the case of INTWDT interrupt, CGNMIFLG<NMIFLG0> is set.

When INTWDT interrupt generates, simultaneously the watchdog timer out (WDTOUT) output "Low". WDTOUT becomes "High" by the watchdog timer clearing that is writing clear code 0x4E to the WDCR register.

Note: This product does not have the watchdog timer output pin(WDTOUT).




Figure 30-2 INTWDT interrupt generation



30.4.2 Internal reset generation

Figure 30-3 shows the internal reset generation (WDMOD<RESCR>="1").

MCU is reset by the overflow of the binary counter. In this case, reset status continues for 32 states. A clock is initialized so that input clock (fsys) is the same as a internal high-speed frequency clock (fosc). This means fsys = fosc.




Figure 30-3 Internal reset generation

Page 1071 2022/09/30

30.5 Control register TMPM369FDFG/XBG

30.5 Control register

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

30.5.1 Watchdog Timer Mode Register (WDMOD)

1. Specifying the detection time of the watchdog timer <WDTP[2:0]>.

Set the watchdog timer detecting time to WDMOD<WDTP[2:0]>. After reset, it is initialized to WDMOD<WDTP[2:0]> = "000".

2. Enabling/disabling the watchdog timer <WDTE>.

When resetting, WDMOD <WDTE> is initialized to "1" and the watchdog timer is enabled.

To disable the watchdog timer to protect from the error writing by the malfunction, first <WDTE> bit is set to "0", and then the disable code (0xB1) must be written to WDCR register.

To change the status of the watchdog timer from "disable" to "enable," set the <WDTE> bit to "1".

3. Watchdog timer out reset connection <RESCR>

This register specifies whether WDTOUT is used for internal reset or interrupt. After reset, WDMOD<RESCR> is initialized to "1", the internal reset is generated by the overflow of binary counter.

30.5.2 Watchdog Timer Control Register(WDCR)

This is a register for disabling the watchdog timer function and controlling the clearing function of the binary counter.



30.5.3 Setting example

30.5.3.1 Disabling control

By writing the disable code (0xB1) to this WDCR register after setting WDMOD <WDTE> to "0," the watchdog timer can be disabled and the binary counter can be cleared.

30.5.3.2 Enabling control

Set WDMOD <WDTE> to "1".

30.5.3.3 Watchdog timer clearing control

Writing the clear code (0x4E) to the WDCR register clears the binary counter and it restarts counting.

30.5.3.4 Detection time of watchdog timer

In the case that 2²¹/fsys is used, set "011" to WDMOD<WDTP[2:0]>.

Page 1073 2022/09/30

30. Watchdog Timer(WDT)

30.5 Control register TMPM369FDFG/XBG



31. Flash

This section describes the hardware configuration and operation of the flash memory.

31.1 Flash Memory

31.1.1 Features

1. Memory capacity

TMPM369FDFG/XBG contains flash memory. The memory sizes and configurations are shown in the table below.

Independent write access to each block is available. When the CPU is to access the internal flash memory, 32-bit data bus width is used.

2. Write / erase time

Writing is executed per page. TMPM369FDFG/XBG contains 128 words. Page writing requires 1.25ms (typical) regardless of number of words. A block erase requires 0.1s. (typical).

The following table shows write and erase time per chip.

Desident Norma	Memory size	Block Configuration			<i>"</i>	\\/-:t t:	
Product Name		128 KB	64 KB	32 KB	# of words	Write time	Erase time
TMPM369FDFG	512 KB	2	1	2	128	1.28 s	0.4 s
TMPM369FDXBG	312 KB	3	'	2	120	1.20 \$	0.4 5

Note: The above values are theoretical values not including data transfer time. The write time per chip depends on the write method to be used by users.

3. Programming method

There are two types of the onboard programming mode for users to program (rewrite) the device while it is mounted on the user's board:

a. User boot mode

The use's original rewriting method can be supported.

b. Single boot mode

The rewriting method to use serial data transfer (Toshiba's unique method) can be supported.

Page 1075 2022/09/30

31.1 Flash Memory TMPM369FDFG/XBG

4. Rewriting method

The flash memory included in this device is generally compliant with the applicable JEDEC standards except for some specific functions. Therefore, if a user is currently using an external flash memory device, it is easy to implement the functions into this device. Furthermore, the user is not required to build his/her own programs to realize complicated write and erase functions because such functions are automatically performed using the circuits already built-in the flash memory chip.

JEDEC compliant functions	Modified, added, or deleted functions
Automatic programming	
Automatic chip erase	<modified> Block protect (only software protection is supported)</modified>
Automatic block erase	<deleted> Erase resume - suspend function</deleted>
Data polling / toggle bit	

5. Protect/ Security Function

This device is also implemented with a read-protect function to inhibit reading flash memory data from any external writer device. On the other hand, rewrite protection is available only through command-based software programming; any hardware setting method to apply +12VDC is not supported. See the chapter "ROM protection" for details of ROM protection and security function.

Note: If a password is set to 0xFF (erased data), it is difficult to protect data securely due to an easy-toguess password. Even if Single Boot mode is not used, it is recommended to set a unique value as a password.



31.1.2 Block Diagram of the Flash Memory Section




Figure 31-1 Block Diagram of the Flash Memory Section

Page 1077 2022/09/30

31.2 Operation Mode

This device has three operation modes including the mode not to use the internal flash memory.

Table 31-1 Operation modes

	Operation mode	Operation details
Sir	ngle chip mode	After reset is cleared, it starts up from the internal flash memory.
	Normal mode	In this operation mode, two different modes, i.e., the mode to execute user application programs and the mode to rewrite the flash memory onboard the user's set, are defined. The former is referred to as "normal mode" and the latter "user boot mode".
	User boot mode	A user can uniquely configure the system to switch between these two modes. For example, a user can freely design the system such that the normal mode is selected when the port "A0" is set to "1" and the user boot mode is selected when it is set to "0". A user should prepare a routine as part of the application program to make the decision on the selection of the modes.
Single boot mode		After reset is cleared, it starts up from the internal Boot ROM (Mask ROM). In the Boot ROM, an algorithm to enable flash memory rewriting on the user's set through the serial port of this device is programmed. By connecting to an external host computer through the serial port, the internal flash memory can be programmed by transferring data in accordance with predefined protocols.

Among the flash memory operation modes listed in the above table, the User Boot mode and the Single Boot mode are the programmable modes. These two modes, the User Boot mode and the Single Boot mode, are referred to as "Onboard Programming" modes where onboard rewriting of internal flash memory can be made on the user's set.

Either the Single Chip or Single Boot operation mode can be selected by externally setting the level of the \overline{BOOT} (PB6) pin while the device is in reset status.

Table 31-2 Operating Mode Setting

0	Pin			
Operation mode	RESET	BOOT (PB6)		
Single chip mode	0 → 1	1		
Single boot mode	0 → 1	0		




Figure 31-2 Mode Transition Diagram



31.2.1 Reset

Regarding to reset, refer to "Reset Operation".

Note: While flash auto programming or erasing is in progress, at least 0.5 µs of reset period is required regardless of the system clock frequency. In this condition, it takes approx. 2 ms to enable reading after reset.

31.2.2 User Boot Mode (Single chip mode)

User Boot mode is to use flash memory programming routine defined by users. It is used when the data transfer buses for flash memory program code on the old application and for serial I/O are different. It operates at the single chip mode; therefore, a switch from normal mode in which user application is activated at the single chip mode to User Boot Mode for programming flash is required. Specifically, add a mode judgment routine to a reset program in the user application.

The condition to switch the modes needs to be set by using the I/O of TMPM369FDFG/XBG in conformity with the user's system setup condition. Also, flash memory programming routine that the user uniquely makes up needs to be set in the new application. This routine is used for programming after being switched to User Boot Mode. The execution of the programming routine must take place while it is stored in the area other than the flash memory since the data in the internal flash memory cannot be read out during delete / writing mode. Once re-programming is complete, it is recommended to protect relevant flash blocks from acciden-tal corruption during subsequent Single-Chip (Normal mode) operations. Be sure not to cause any exceptions including a non-maskable while User Boot Mode.

(1-A) and (1-B) are the examples of programming with routines in the internal flash memory and in the external memory. For a detailed description of the erase and program sequence, refer to "31.3 On-board Programming of Flash Memory (Rewrite/Erase)".

Page 1079 2022/09/30

31.2.2.1 (1-A) Method 1: Storing a Programming Routine in the Flash Memory

(1) Step-1

Determine the conditions (e.g., pin states) required for the flash memory to enter User Boot mode and the I/O bus to be used to transfer new program code. Create hardware and software accordingly. Before installing the TMPM369FDFG/XBG on a printed circuit board, write the following program routines into an arbitrary flash block using programming equipment.


(a) Mode judgment routine: Code to determine whether or not to switch to User Boot mode

(b) Programming routine: Code to download new program code from a host controller and re-program the flash memory

(c) Copy routine: Code to copy the data described in (b) from the TMPM369FDFG/

XBG flash memory to either the TMPM369FDFG/XBG on-chip


RAM or external memory device.






(2) Step-2

The following description is the case that programming routines are installed in the reset processing program. After RESET pin is released, the reset procedure determines whether to put the TMPM369FDFG/XBG flash memory in User Boot mode. If mode switching conditions are met, the flash memory enters User Boot mode. (All interrupts including NMI must be not used while in User Boot mode.)



(3) Step-3


Once transition to User Boot mode is occurred, execute the copy routine (c) to copy the flash programming routine (b) to the TMPM369FDFG/XBG on-chip RAM.



Page 1081 2022/09/30


(4) Step-4

Jump program execution to the flash programming routine in the on-chip RAM to clear write or erase protection and erase a flash block containing the old application program code.



(5) Step-5


Continue executing the flash programming routine to download new program code from the host controller and program it into the erased flash block. When the programming is completed, the writing or erase protection of that flash block in the user's program area must be set.





(6) Step-6

Set \overline{RESET} to "0" to reset the TMPM369FDFG/XBG. Upon reset, the on-chip flash memory is set to Normal mode. After \overline{RESET} is released, the CPU will start executing the new application program code.



Page 1083 2022/09/30

31.2.2.2 (1-B) Method 2: Transferring a Programming Routine from an External Host


(1) Step-1

Determine the conditions (e.g., pin states) required for the flash memory to enter User Boot mode and the I/O bus to be used to transfer new program code. Create hardware and software accordingly. Before installing the TMPM369FDFG/XBG on a printed circuit board, write the following program routines into an arbitrary flash block using programming equipment.

(a) Mode judgment routine: Code to determine whether or not to switch to User Boot mode
(b) Transfer routine: Code to download new program code from a host controller

Also, prepare a programming routine shown below on the host controller:


(c) Programming routine: Code to download new program code from an external host controller and re-program the flash memory






(2) Step-2

The following description is the case that programming routines are installed in the reset processing program. After RESET is released, the reset procedure determines whether to put the TMPM369FDFG/XBG flash memory in User Boot mode. If mode switching conditions are met, the flash memory enters User Boot mode. (All interrupts including NMI must be not used while in User Boot mode).



(3) Step-3


Once User Boot mode is entered, execute the transfer routine (b) to download the flash programming routine (c) from the host controller to the TMPM369FDFG/XBG on-chip RAM.



Page 1085 2022/09/30


(4) Step-4

Jump program execution to the flash programming routine in the on-chip RAM to clear write or erase protection and erase a flash block containing the old application program code.



(5) Step-5


Continue executing the flash programming routine to download new program code from the host controller and program it into the erased flash block. When the programming is completed, the writing or erase protection of that flash block in the user program area must be set.





(6) Step-6

Set \overline{RESET} to "0" low to reset the TMPM369FDFG/XBG. Upon reset, the on-chip flash memory is set to Normal mode. After \overline{RESET} is released, the CPU will start executing the new application pro-gram code.



Page 1087 2022/09/30

31.2.3 Single Boot Mode

In Single Boot mode, the flash memory can be re-programmed by using a program contained in the TMPM369FDFG/XBG on-chip boot ROM. This boot ROM is a masked ROM. When Single Boot mode is selected upon reset, the boot ROM is mapped to the address region including the interrupt vector table while the flash memory is mapped to an address region different from it.


Single Boot mode allows for serial programming of the flash memory. Channel 0 of the SIO (SIO0) of the TMPM369FDFG/XBG are connected to an external host controller. Via this serial link, a programming routine is down-loaded from the host controller to the TMPM369FDFG/XBG on-chip RAM. Then, the flash memory is re-programmed by executing the programming routine. The host sends out both commands and programming data to re-program the flash memory. Communications between the SIO0 and the host must follow the protocol described lat-er. To secure the contents of the flash memory, the validity of the application's password is verified before a programming routine is downloaded into the on-chip RAM. If password matching fails, the transfer of a programming routine itself is aborted. As in the case of User Boot mode, all interrupts including the non-maskable interrupt (NMI) must be disabled in Single Boot mode while the flash memory is being erased or program-med. In Single Boot mode, the boot-ROM programs 33are executed in Normal mode.

Once re-programming is complete, it is recommended to set the write/erase protection to the relevant flash blocks from accidental corruption during subsequent Single-Chip (Normal mode) operations.

31.2.3.1 (2-A) Using the Program in the On-Chip Boot ROM

(1) Step-1


The flash block containing the old version of the program code does not need to be erased before executing the programming routine. Since a programming routine and programming data are transferred via the SIO (SIO0), the SIO0 must be connected to a host controller. Prepare a programming routine (a) on the host controller.






(2) Step-2

Set the RESET pin to "1" to cancel the reset of the TMPM369FDFG/XBG when the BOOT pin has already been set to "0". After reset, CPU reboots from the on-chip boot ROM. The 12-byte password transferred from the host controller via SIO0 is firstly compared to the contents of the special flash memory locations. (If the flash block has already been erased, the password is 0xFF).



(3) Step-3


If the password is correct, the boot program downloads the programming routine (a) from the host controller into the on-chip RAM of the TMPM369FDFG/XBG. Regarding the address stored programming routine, refer to "31.2.5 Memory Map".



Page 1089 2022/09/30

(4) Step-4


The CPU jumps to the programming routine (a) in the on-chip RAM to erase the flash block containing the old application program code. The Block Erase or Chip Erase command may be used.



(5) Step-5

Next, the programming routine (a) downloads new application program code from the host controller and programs it into the erased flash block. When the programming is completed, the writing or erase protection of that flash block in the user's program area must be set.


In the example below, new program code comes from the same host controller via the same SIO0 channel as for the programming routine. However, once the programming routine has begun to execute in the on-chip RAM, it is free to change the transfer path and the source of the transfer. Create board hardware and a programming routine to suit your particular needs.





(6) Step-6

When programming of the flash memory is complete, power off the board and disconnect the cable between the host and the target board. Turn on the power again so that the TMPM369FDFG/XBG reboots in Single-Chip (Normal) mode to execute the new program.



31.2.4 Configuration for Single Boot Mode

To execute the on-board programming, boot the TMPM369FDFG/XBG with Single Boot mode following the configuration shown below.

$$\overline{\text{BOOT}}(\text{PB6}) = 0$$
 $\overline{\text{RESET}} = 0 \rightarrow 1$

Set the \overline{RESET} input to "0", and set the each \overline{BOOT} (PB6) pins to values shown above, and then release \overline{RE} - \overline{SET} pin (high).

Page 1091 2022/09/30

31.2.5 Memory Map

Figure 31-3 shows a comparison of the memory maps in Normal and Single Boot modes. In Single Boot mode, the internal flash memory is mapped to 0x3F80_0000 and later addresses, and the Internal boot ROM (Mask ROM) is mapped to 0x0000_0000 through 0x0000_27FF.

The internal flash memory and RAM addresses of each device are shown below.

Product Name	Flash Size	RAM Size	Flash Address (Single Chip / Single Boot Mode)	RAM Address
TMPM369FDFG TMPM369FDXBG	512 KB	128 KB	0x0000_0000 to 0x0007_FFFF 0x3F80_0000 to 0x3F87_FFFF	0x2000_0000 to 0x2001_FFFF note)

Note 1: In case of TMPM369FDFG/XBG a programming routine is stored from 0x2000_0800 to the end of RAM.




Figure 31-3 Memory Maps for TMPM369FDFG/XBG



31.2.6 Interface specification

In Single Boot mode, an SIO channel is used for communications with a programming controller. Both UART (asynchronous) and I/O Interface (synchronous) modes are supported.

In USB Boot mode, USB port is used for communications with programming controller. The same configuration is applied to a communication format on a programming controller to execute the on-board programming in this mode.

The communication formats are shown below.

· UART communication

Communication channel: SIO channel 0

Serial transfer mode: UART (asynchronous), half-duplex, LSB first

Data length: 8 bits
Parity bit: None
STOP bit: 1 bit

Baud rate: Arbitrary baud rate

· I/O Interface mode

Communication channel: SIO channel 0

Serial transfer mode: I/O interface mode, full -duplex, LSB first

Synchronization clock (SCLK0): Input mode

Handshaking signal: PE4 configured as an output mode

Baud rate: Arbitrary baud rate

USB Boot mode

Communication port: USB-DDP, USB-DDM

Only full speed available

Transfer mode: control / bulk

USB clock: 48MHz (fosc=8/12/16MHz crystal oscillator with PLL or external clock input)

Table 31-3 Required Pin Connections

Dia		Interface			
Pin		UART	I/O Interface Mode	USB	
	DVDD3A	0	0	0	
	DVSSA	0	0	0	
	DVDD3B	0	0	0	
	DVSSB	0	0	0	
	AVDD3A	0	0	0	
Voltage supply pin	AVSSA	0	0	0	
	AVDD3B	0	0	0	
	AVSSB	0	0	0	
	AVDD3_DA	0	0	0	
	AVSS_DA	0	0	0	
	RVDD3	0	0	0	

Page 1093 2022/09/30

31. Flash

31.2 Operation Mode TMPM369FDFG/XBG

Table 31-3 Required Pin Connections

Pin		Interface			
		UART I/O Interface Mode		USB	
	MODE				
	PE5	o (Fixed to "L") o (Fixed to "L")		o (Fixed to "H")	
Mode setting pin	PK0	×	×	o (Detects Vbus connection) (note 1)	
0.	BOOT (PB6)	0 0		0	
	X1	-	-	o (8/12/16 MHz)	
	PK2	×	×	o (USB_ECLK)	
reset pin	RESET	0	0	0	
	PE0	×	o (Output mode) (note 2)	o (Output mode) (note 3)	
	PE1	o (RXD0, Input mode)	o (RXD, Input mode)	o (Input mode) (note 4)	
Communication	PE2	o (TXD, Output mode)	o (TXD, Output mode)	o (Input mode) (note 4)	
pin	PE3	×	o (SCLK0, Input mode)	o (Input mode) (note 4)	
	USB-DDP	×	×	0	
	USB-DDM	×	×	0	

Note 1: This port is not used in Boot mode.

Note 2: In I/O interface mode, this port is used for hand shake signal.

Note 3: This port is used for control signal of the switch which is make USB-DDP pin to pull-up.

Note 4: In USB Boot mode, specifies the USB clock. Refer to below table.

PE3	PE2	PE1	fosc (MHz)	PLL	USB clock
0	0	0	8	6 times	8MHz x 3 = 48MHz
0	0	1	12	4 times	12MHz x 4 = 48MHz
0	1	0	-	-	USB_ECLK pin
0	1	1	-	-	USB_ECLK pin
1	0	0	16	3 times	16MHz x 3 = 48MHz
1	0	1	-	ı	Reserved
1	1	0	-	-	USB_ECLK pin
1	1	1	-	-	USB_ECLK pin



31.2.7 Data Transfer Format

Table 31-4, Table 31-6 to Table 31-7 illustrate the operation commands and data transfer formats at each operation mode. In conjunction with this section, refer to "31.2.10 Operation of Boot Program".

Table 31-4 Single Boot Mode Commands

Code	Command
0x10	RAM transfer
0x40	Chip and protection bit erase

31.2.8 Restrictions on internal memories

Single Boot Mode places restrictions on the internal RAM and ROM as shown in Table 31-5.

Table 31-5 Restrictions in Single Boot Mode

Memory	Details		
Internal RAM	A program contained in the BOOT ROM uses the area, through 0x2000_0000 to 0x2000_07FF, as a work area. Regarding the address stored programming routine, refer to "31.2.5 Memory Map"		
Internal ROM	The following addresses are assigned for storing software ID information and passwords. Storing program in these addresses is not recommendable. 0x3F87_FFF0 to 0x3F87_FFFF		

31.2.9 Transfer Format for Boot Program

The following tables shows the transfer format for each Boot program command. Use this section in conjunction with Chapter "31.2.10 Operation of Boot Program".

Page 1095 2022/09/30

31. Flash

31.2 Operation Mode TMPM369FDFG/XBG

31.2.9.1 RAM Transfer

Table 31-6 Transfer Format for the RAM Transfer Command

	Byte	Data Transferred from the Controller to the TMPM369FDFG/XBG	Baud rate	Data Transferred from the TMPM369FDFG/XBG to the Controller
Boot ROM	1 byte	Serial operation mode and baud rate For UART mode : 0x86 For I/O Interface mode : 0x30	Desired baud rate (Note 1)	-
	2 byte	-		ACK for the serial operation mode byte For UART mode Normal acknowledge: 0x86 (The boot program aborts if the baud rate can not be set correctly.) For I/O Interface mode Normal acknowledge: 0x30
	3 byte	Command code (0x10)	7	-
	4 byte	-		ACK for the command code byte (Note 2) - Normal acknowledge : 0x10 - Negative acknowledge : 0xX1 - Communication error : 0xX8
	5 byte to 16 byte	Password sequence (12 bytes)) 0x3F87_FFF4 to 0x3F87_FFFF		-
	17 byte	Check SUM value for bytes 5 to 16		-
	18 byte	-		ACK for the checksum byte (Note 2) - Normal acknowledge : 0x10 - Negative acknowledge : 0xX1 - Communication error : 0xX8
	19 byte	RAM storage start address 31 to 24	1	-
	20 byte	RAM storage start address 23 to 16		-
	21 byte	RAM storage start address 15 to 8		-
	22 byte	RAM storage start address 7 to 0	1	-
	23 byte	RAM storage start address 15 to 8	1	-
	24 byte	RAM storage start address 7 to 0		-
	25 byte	Check SUM value for bytes 19 to 24		-
	26 byte	-		ACK for the checksum byte (Note 2) - Normal acknowledge : 0x10 - Negative acknowledge : 0xX1 - Communication error : 0xX8
	27 byte to mbyte	RAM storage data		-
	m+ 1 byte	Checksum value for bytes 27 to m	7	-
	m+ 2 byte	-		ACK for the checksum byte (Note 2) - Normal acknowledge : 0x10 - Negative acknowledge : 0xX1 - Communication error : 0xX8
RAM	m+ 3 byte		1	Jump to RAM storage start address

- Note 1: In I/O Interface mode, the baud rate for the transfers of the first and second bytes must be 1/16 of the desired baud rate.
- Note 2: In case of any negative acknowledge, the boot program returns to a state in which it waits for a command code (3rd byte). In I/O Interface mode, if a communication error occurs, a negative acknowledge does not occur.
- Note 3: The 19th to 25th bytes must be within the RAM address range which is determined depend on each products. For detail of the RAM address, refer to "31.2.5 Memory Map".



31.2.9.2 Chip Erase and Protect Bit Erase

Table 31-7 Transfer Format for the Chip and Protection Bit Erase Command

	Byte	Data Transferred from the Controller to the TMPM369FDFG/XBG	Baud rate	Data Transferred from the TMPM369FDFG/XBG to the Controller
Boot ROM	1 byte	Serial operation mode and baud rate For UART mode : 0x86 For I/O Interface mode : 0x30	Desired baud rate (Note 1)	-
	2 byte	-		ACK for the serial operation mode byte For UART mode Normal acknowledge: 0x86 (The boot program aborts if the baud rate can not be set correctly.) For I/O Interface mode Normal acknowledge: 0x30
	3 byte	Command code (0x40)	1	-
	4 byte	-		ACK for the command code byte (Note 2) - Normal acknowledge : 0x10 - Negative acknowledge : 0xX1 - Communication error : 0xX8
	5 to 16 byte	Password data (12 bytes) when the data of 0x3F87_FFF0 is not 0xFF 0x3F87_FFF4 to 0x3F87_FFFF Dummy data (12 bytes) when the data of 0x3F87_FFF0 is 0xFF		-
	17 byte	Check Sum value for byte 5 to 16		-
	18 byte	-		ACK for the checksum byte (Note 2) - Normal acknowledge : 0x40 - Negative acknowledge : 0xX1 - Communication error : 0xX8
	19 byte	Chip erase command code (0x54)		-
	20 byte	-		ACK for the command code byte (Note 2) - Normal acknowledge : 0x54 - Negative acknowledge : 0xX1 - Communication error : 0xX8
	21 byte	-		ACK for the chip erase command code byte - Normal acknowledge : 0x4F - Negative acknowledge : 0x4C
	22 byte	(Wait for the next command code.)		-

Note 1: In I/O Interface mode, the baud rate for the transfers of the first and second byte must be 1/16 of the desired baud rate.

Note 2: In case of any negative acknowledge, the boot program returns to a state in which it waits for a command code (3rd byte). In I/O Interface mode, if a communication error occurs, a negative acknowledge does not occur.

Page 1097 2022/09/30

31.2.10 Operation of Boot Program

When Single Boot mode is selected, the boot program is automatically executed on startup. The boot program offers these four commands, of which the details are provided on the following subsections.

1. RAM Transfer command

The RAM Transfer command stores program code transferred from the host controller to the onchip RAM and executes the program once the transfer is successfully completed. The user program RAM space can be assigned to the RAM space except boot program area (0x2000_0000 to 0x2000_07FF). For the detail of the RAM space, refer to "31.2.5 Memory Map".

The user program starts at the assigned RAM address.

The RAM Transfer command can be used to download a flash programming routine of your own; this provides the ability to control on-board programming of the flash memory in a unique manner. The programming routine must utilize the flash memory command sequences described in Section 31.3. Before initiating a transfer, the RAM Transfer command verifies a password sequence coming from the controller against that stored in the flash memory.

Note: If a password is set to 0xFF (erased data), it is difficult to protect data securely due to an easy-toguess password. Even if Single Boot mode is not used, it is recommended to set a unique value as a password.

2. Flash Memory Chip Erase and Protection Bit Erase command

This command erases the entire area of the flash memory automatically. All the blocks in the memory cell and their protection conditions are erased even when any of the blocks are prohibited from writing and erasing. This command can select whether a password is verified.



31.2.10.1 RAM Transfer Command

See Table 31-6 for the transfer format of this command.

1. The 1st byte specifies which one of the two serial operation modes is used. For a detailed description of how the serial operation mode is determined, see "31.2.10.4 Determination of a Serial Operation Mode" described later. If the mode is determined as UART mode, the boot program checks if the baud rate setting can be performed. During the first-byte processing, receiving operation is prohibited. (SC0MOD0

· To communicate in UART mode

The 1st byte is set to "0x86" and is transmitted from the controller to the target board at the specified baud rate by setting UART. If the serial operation mode is determined as UART, then the boot program checks if the baud rate setting can be performed. If that baud rate cannot be set, the boot program aborts and any subsequent communications cannot be done. Please refer to "Baud rate setting" for the method of judging whether the setting of the baud rate is possible.

• To communicate in I/O Interface mode

The 1st byte is set to "0x30" and is transmitted from the controller to the target board at 1/16 of the desired baud rate by the synchronous setting. Same as the 1st byte, a 1/16 of the specified baud rate is used in the 2nd transmission. From the 3rd byte (operation command data), users can transmit data at specified baud rate.

In I/O interface mode, CPU considers the reception terminal to be an input port and monitors the level of I/O port. If the baud rate is high or operation frequency is high, CPU may not distinguish the level of I/O port. To avoid this situation, the baud rate is set at the 1/16 of desired baud rate in the I/O interface. When the serial operation mode is determined as I/O Interface mode, SCLK Input mode is set. The controller must ensure that its AC timing restrictions are satisfied at the selected baud rate. In the case of I/O Interface mode, the boot program does not check the receive error flag; thus there is no error acknowledge response (bit 3, 0xX8).

- 2. The 2nd byte, transmitted from the target board to the controller, is an acknowledge response to the 1st byte where the serial operation mode is set. When 1st byte is determined as UART and can be set at the specified baud rate, data "0x86" is transmitted. When 1st byte is determined as I/O interface, data "0x30" is transmitted.
 - · UART mode

The 2nd byte is used for distinguishing whether the baud rate can be set. If the baud rate can be set, a value of SC0BRCE is renewed and data "0x86" is sent to the controller. If the baud rate cannot be set, transmit operation is stopped and no data is transmitted. After transmission of 1st byte completed, the controller allows for five seconds of time-out. If it does not receive 0x86 within the allowed time-out period, the controller should give up the communication. Receiving operation is permitted by setting SC0MOD0
RXE>=1, before loading 0x86 to the SIO transmit buffer.

I/O Interface mode

The boot program sets a value of the SC0MOD0 and SC0CR registers to configure the the I/O Interface mode and writes 0x30 to the SC0BUF. Then, the SIO0 waits for the SCLK4 signal to come from the controller. After the transmission of the 1st byte completed, the controller should send the SCLK clock to the target board after a certain idle time (several microseconds). This must be done at 1/16 of the desired baud rate. If the 2nd byte, which is from the target board to the controller, is 0x30, then the controller regards it as communication possible. From the 3rd byte, users can transmit data at specified baud rate. Receiving operation is permitted by setting SC0MOD0<RXE>=1, before loading 0x30 to the SIO.

Page 1099 2022/09/30

3. The 3rd byte transmitted from the controller to the target board is a command. The code for the RAM Transfer command is 0x10.

4. The 4th byte, transmitted from the target board to the controller, is an acknowledge response to the 3rd byte. Before sending back the acknowledge response, the boot program checks for a receive error. If there is a receive error, the boot program transmits 0xX8 (bit 3) and returns to the state in which it waits for a command (the third byte) again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command. When the SIO0 is configured for I/O Interface mode, the boot program does not check for a receive error.

If the 3rd byte is equal to any of the command codes listed in Table 31-4, the boot program echoes it back to the controller. When the RAM Transfer command is received, the boot program echoes back a value of 0x10 and then branches to the RAM Transfer routine. Once this branch is taken, password verification is done. Password verification is detailed in the later Section "Password". If the 3rd byte is not a valid command, the boot program sends back 0xX1 (bit 0) to the controller and returns to the state in which it waits for a command (the third byte) again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

5. The 5th to 16th bytes transmitted from the controller to the target board, are a 12-byte password. Each byte is compared to the contents of following addresses in the flash memory. The verification is started with the 5th byte. If the password verification fails, the RAM Transfer routine sets the password error flag.

Product name	Area		
TMPM369FDFG TMPM369FDXBG	0x3F87_FFF4 to 0x3F87_FFFF		

- 6. The 17th byte is a checksum value for the password sequence (5th to 16th bytes). To calculate the checksum value for the 12-byte password, add the 12 bytes together, ignore the carries and calculate the 8-bit two's complement by using lower 8 bits then transmit this checksum value from the controller. The checksum calculation is described in details in the later Section "Checksum Calculation".
- 7. The 18th byte, transmitted from the target board to the controller, is an acknowledge response to the 5th to 17th bytes. First, the RAM Transfer routine checks for a receive error in the 5th to 17th byte. If there is a receive error, the boot program sends back 0x18 (bit 3) and returns to the state in which it waits for a command (i.e., the 3rd byte) again. In this case, the upper four bits of the acknowledge response are the same as those of the previously issued command (i.e., 1). When the SIO0 is configured for I/O Interface mode, the RAM Transfer routine does not check for a receive error.

Next, the RAM Transfer routine performs the checksum operation to ensure 17th byte data integrity. Adding the series of the 5th to 16th bytes must result in 0x00 (with the carry dropped). In case of a checksum error, the RAM Transfer routine sends back 0x11 to the controller and returns to the state in which it waits for a command (i.e., the 3rd byte) again.

Finally, the password verification result is checked. If the following case is generated, the boot program transmits an acknowledge response (bit 0, 0x11) as a password error and waits for next operation command (3rd byte).

- Irrespective of the result of the password comparison, all the 12 bytes of a password in the flash memory are the same value other than 0xFF.
- Not the entire password bytes transmitted from the controller matched those contained in the flash memory.

When all the above verification has been successful, the RAM Transfer routine returns a normal acknowledge response (0x10) to the controller.



- 8. The 19th to 22nd bytes, transmitted from the controller the target board, indicate the start address of the RAM region where subsequent data (e.g., a flash programming routine) should be stored. The 19th byte corresponds to bits 31 to 24 of the address and the 22nd byte corresponds to bits 7 to 0 of the address. The start address of the stored RAM must be even address.
- 9. The 23rd and 24th bytes, transmitted from the controller to the target board, indicate the number of bytes that will be transferred from the controller to be stored in the RAM. The 23rd byte corresponds to bits 15 to 8 of the number of bytes to be transferred, and the 24th byte corresponds to bits 7 to 0 of the number of bytes.
- 10. The 25th byte is a checksum value for the 19th to 24th bytes. To calculate the checksum value, add all these bytes together, ignore the carries and calculate the 8-bit two's complement by using lower 8 bits then transmit this checksum value from the controller. The checksum calculation is described in detail in the later Section "31.2.10.6 Checksum Calculation".
- 11. The 26th byte, transmitted from the target board to the controller, is an acknowledge response to the 19th to 25th bytes of data. First, the RAM Transfer routine checks for a receive error in the 19th to 25th bytes. If there is a receive error, the RAM Transfer routine sends back 0x18 and returns to the command wait state (i.e., the 3rd byte) again. In this case, the upper four bits of the acknowledge response are the same as those of the previously issued command (i.e., 1). When the SIO0 is configured for I/O Interface mode, the RAM Transfer routine does not check for a receive error.

Next, the RAM Transfer routine performs the checksum operation to ensure data integrity. Adding the series of the 19th to 24th bytes must result in 0x00 (with the carry dropped). In case of a checksum error, the RAM Transfer routine sends back 0x11 to the controller and returns to the state in which it waits for a command (i.e., the 3rd byte) again.

• The 19th to 25th bytes data must be determined by referring "31.2.5 Memory Map". They are set within the suitable range for each product to the end address of RAM.

When the above checks have been successful, the RAM Transfer routine returns a normal acknowledge response (0x10) to the controller.

- 12. The 27th to mth bytes from the controller are stored in the on-chip RAM of the TMPM369FDFG/XBG. Storage begins at the address specified by the 19th to 22nd bytes and continues for the number of bytes specified by the 23rd to 24th bytes.
- 13. The (m+1) th byte is a checksum value. To calculate the checksum value, add the 27th to mth bytes together, ignore the carries and calculate the 8-bit two's complement by using lower 8 bits then transmit this checksum value from the controller. The checksum calculation is described in detail in later Section "31.2.10.6 Checksum Calculation".
- 14. The (m+2) th byte is a acknowledge response to the 27th to (m+1) th bytes. First, the RAM Transfer routine checks for a receive error in the 27th to (m+1) th bytes. If there is a receive error, the RAM Transfer routine sends back 0x18 (bit 3) and returns to the state in which it waits for a command (i.e., the 3rd byte) again. In this case, the upper four bits of the acknowledge response are the same as those of the previously issued command (i.e., 1). When the SIO0 is configured for I/O Interface mode, the RAM Transfer routine does not check for a receive error.

Next, the RAM Transfer routine performs the checksum operation to ensure data integrity. Adding the series of the 27th to (m+1) th bytes must result in 0x00 (with the carry dropped). In case of a checksum error, the RAM Transfer routine sends back 0x11 (bit 0) to the controller and returns to the command wait state (i.e., the 3rd byte) again. When the above checks have been completed successfully, the RAM Transfer routine returns a normal acknowledge response (0x10) to the controller.

31.2 Operation Mode TMPM369FDFG/XBG

15. If the (m+2) th byte was a normal acknowledge response, a branch is made to the address specified by the 19th to 22nd bytes.

31.2.10.2 Chip and Protection Bit Erase Command

See Table 31-7 for the transfer format of this command.

- 1. The processing of the 1st and 2nd bytes are the same as for the RAM Transfer command.
- 2. From the Controller to the TMPM369FDFG/XBG

The 3rd byte, which the target board receives from the controller, is a command. The code for the Show Product Information command is 0x40.

3. From TMPM369FDFG/XBG to the Controller

The 4th byte, transmitted from the target board to the controller, is an acknowledge response to the 3rd byte.

Before sending back the acknowledge response, the boot program checks for a receive error. If there was a receive error, the boot program transmits 0xX8 (bit 3) and returns to the command wait state again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

If the 3rd byte is equal to any of the command codes listed in Table 31-4, the boot program echoes it back to the controller. When the Show Flash Memory Sum command was received, the boot program echoes back a value of 0x40. If the 3rd byte is not a valid command, the boot program sends back 0xX1 (bit 0) to the controller and returns to the state in which it waits for a command (the third byte) again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

4. The 5th byte to 16th byte, transmitted from the target board to the controller, differ according to the Chip Erase Enable / Disable area (0x3F87 FFF0).

If 0x3F87_FFF0 is not the same value as 0xFF, a erase password is required. The 5th byte from the 16th byte becomes password data (12bytes). The verification is started with the 5th byte to compare with the addresses in the flash memory shown in the table below. If the password verification fails, the password error flag is set.

Product name	Password area
TMPM369FDFG TMPM369FDXBG	0x3F87_FFF4 to 0x3F87_FFFF

If 0x3F87_FFF0 is 0xFF, a password is not required. The 5th byte from 16th byte becomes dummy data.

- 5. The 17th byte is a checksum value. To calculate the checksum value, perform 8-bit unsigned addition of transmits data (5th byte to 16th byte), drop the carries and take the two's complement of the total sum. Transmit this checksum value from controller to the target board. The checksum calculation is described in details in a latter section "Checksum Calculation".
- 6. The 18th byte, transmitted from the target board to the controller, is an acknowledge response to the 5th to 17th bytes. First, the Chip and Protection bit Erase routine checks for a receive error in the 5th to 17th bytes. If there was a receive error, the boot program sends back 0x48 (bit3) and returns to the state in which it for a command(i.e., the 3rd byte) again. Since the up-



per four bits of the transmitted data are the same as those of the previously issued command (i.e., 4). When the SIO0 is configured for I/O Interface mode, the Chip and Protection bit Erase routine does not check for a receive error.

Next, the Chip and Protection bit Erase routine performs the checksum operation to ensure data integrity. Adding the series of the 5th to 16th bytes must result in 0x00 (with the carry dropped). If it is not 0x00, one or more bytes of data have been corrupted. In case of a checksum error, the Chip and Protection bit Erase routine sends back the ACK response data (0x41) to the control and returns to the state in which it for a command (i.e., the 3rd byte) again.

Finally, the Chip and Protection bit Erase routine examines he result of the password verification. The following two cases are treated as a password error. In these cases, the Chip and Protection bit Erase routine sends back the ACK response error 0x41 (bit 0) to the controller and returns to the state in which it waits for a command (i.e., the 3rd byte) again.

- Irrespective of the result of the password comparison (from 5th byte to 16th byte), all the 12 bytes of a password in the flash memory are the same value other than 0xFF.
- Not the entire password bytes transmitted from the controller matched those contained in the flash memory.

When all the above verification has been successful, the Chip and Protection bit Erase routine returns a normal acknowledge response (0x40) to the controller.

7. From the controller to the TMPM369FDFG/XBG

The 19th byte, transmitted from the target board to the controller, is the Chip Erase Enable command code (0x54).

8. From TMPM369FDFG/XBG to the Controller

The 20th byte, transmitted from the target board to the controller, is an acknowledge response to the 19th byte.

Before sending back the acknowledge response, the boot program checks for a receive error. If there was a receive error, the boot program transmits 0xX8 (bit 3) and returns to the command wait state again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

If the 19th byte is equal to any of the command codes to enable erasing, the boot program echoes it back to the controller. When the Chip and Protection Erase command was received, the boot program echoes back a value of 0x54 and then branches to the Chip and Protection bit Erase routine. If the 5th byte is not a valid command, the boot program sends back 0xX1 (bit 0) to the controller and returns to the state in which it waits for a command (the third byte) again. In this case, the upper four bits of the acknowledge response are undefined - they hold the same values as the upper four bits of the previously issued command.

9. From TMPM369FDFG/XBG to the Controller

The 21st byte indicates whether the Chip and Protection bit Erase command is normally completed or not.

At normal completion, completion code (0x4F) is sent.

When an error was detected, error code (0x4C) is sent.

10. The 22nd byte is the next command code.

31.2 Operation Mode TMPM369FDFG/XBG

31.2.10.3 Acknowledge Responses

The boot program represents processing states with specific codes. Table 31-8 to show the values of possible acknowledge responses to the received data. The upper four bits of the acknowledge response are equal to those of the command being executed. The 3rd bit indicates a receive error. The 0th bit indicates an invalid command error, a checksum error or a password error. The 1st bit and 2nd bit are always "0". Receive error checking is not done in I/O Interface mode.

Table 31-8 ACK Response to the Serial Operation Mode Byte

Return Value	n Value Meaning				
0x86	The SIO can be configured to operate in UART mode. (See Note)				
0x30 The SIO can be configured to operate in I/O Interface mode.					

Note: In the UART mode, if the baud rate setting cannot be set, the communication is stopped without any response.

Table 31-9 ACK Response to the Command Byte

Return Value	Meaning			
0xX8 (See note)	A receive error occurred while receiving a command code.			
0xX1 (See note)	An undefined command code was received. (Reception was completed normally.)			
0x10	The RAM Transfer command was received.			
0x40	The Chip Erase command was received.			

Note: The upper four bits of the ACK response are the same as those of the previous command code.

Table 31-10 ACK Response to the Checksum Byte

Return Value	Meaning		
0xN8 (See note)	A receive error occurred.		
0xN1 (See note)	A checksum or password error occurred.		
0xN0 (See note)	The checksum was correct.		

Note: The upper four bits of the ACK response are the same as those of the operation command code. For example, it is 1 (N; RAM transfer command data [7:4]) when password error occurs.

Table 31-11 ACK Response to Chip and Protection Bit Erase Byte

Return Value	Meaning			
0x54	he Chip Erase enabling command was received.			
0x4F	he Chip Erase command was completed.			
0x4C	The Chip Erase command was abnormally completed.			



31.2.10.4 Determination of a Serial Operation Mode

The first byte from the controller determines the serial operation mode. To use UART mode for communications between the controller and the target board, the controller must firstly send a value of 0x86 at a desired baud rate to the target board. To use I/O Interface mode, the controller must send a value of 0x30 at 1/16 of the desired baud rate. Figure 31-4 shows the waveforms for the first byte in each mode.




Figure 31-4 Serial Operation Mode Byte

After RESET is released, the boot program monitors the first serial byte from the controller, with the SIO reception disabled, and calculates the intervals of tAB, tAC and tAD. Figure 31-5 shows a flowchart describing the steps to determine the intervals of tAB, tAC and tAD. As shown in the flowchart, the boot program captures timer counts when each time the logic transition occurs in the first serial byte. Consequently, the calculated tAB, tAC and tAD intervals tend to have slight errors. If the transfer goes at a high baud rate, the CPU might not be able to keep up with the speed of logic transitions at the serial receive pin. In particular, I/O Interface mode may have this problem since its baud rate is generally much higher than that for UART mode. To avoid such a situation, the controller should send the first serial byte at 1/16 of the desired baud rate.

The flowchart in Figure 31-5 shows how the boot program distinguishes between UART and I/O Interface modes. If the length of tAB is equal to or less than the length of tCD, the serial operation mode is determined as UART mode. If the length of tAB is greater than the length of tCD, the serial operation mode is determined as I/O Interface mode. Note that if the baud rate is too high or the timer operating frequency is too low, each timer value becomes small. It causes an unintentional behavior of the controller. To prevent this problem, reset UART mode within the programming routine.

For example, the serial operation mode may be determined to be I/O Interface mode when the intended mode is UART mode. To avoid such a situation, when UART mode is utilized, the controller should allow for a time-out period within which it expects to receive an echo-back (0x86) from the target board. The controller should give up the communication if it fails to get that echo-back within the allowed time. When I/O Interface mode is utilized, once the first serial byte has been transmitted, the controller should send the SCLK clock after a certain idle time to get an acknowledge response. If the received acknowledge response is not 0x30, the controller should give up further communications.

When the intended mode is I/O interface mode, the first byte does not have to be 0x30 as long as tAB is greater than tCD as shown above. 0x91, 0xA1 or 0xB1 can be sent as the first byte code to determine the falling edges of Point A and Point C and the rising edges of Point B and Point D. If tAB is greater than tCD and SIO is selected by the resolution of the operation mode determination, the second byte code is 0x30 even though the transmitted code on the first byte is not 0x30 (The first byte code to determine I/O interface mode is described as 0x30).

Page 1105 2022/09/30

31.2 Operation Mode TMPM369FDFG/XBG




Figure 31-5 Serial Operation Mode Byte Reception Flowchart






Figure 31-6 Serial Operation Mode Determination Flowchart

31.2.10.5 Password

Verification methods differ according to operation commands. The password area is common to all commands, as shown below. Password verification is performed even if the security is enabled.

Product name	Area
TMPM369FDFG TMPM369FDXBG	0x3F87_FFF4 to 0x3F87_FFFF

Note: If a password is set to 0xFF (erased data area), it is difficult to protect data securely due to an easy-to-guess password. Even if Single Boot mode is not used, it is recommended to set a unique value as a password.

(1) RAM Transfer command

If the password is set erased data (0xFF), it is difficult to protect data securely due to an easy-to-guess password. Even if Single Boot mode is not used, it is recommended to set a unique value as a password.

If all these address locations contain the same bytes of data other than 0xFF, a password area error occurs as shown in Figure 31-7. In this case, the boot program returns an error acknowledge (0x11) in response to the checksum byte (the 17th byte).

The password sequence received from the controller (5th to 16th bytes) is compared to the password stored in the flash memory. All of the 12 bytes must match to pass the password verification. Otherwise, a password error occurs, which causes the boot program to reply an error acknowledge in response to the checksum byte (the 17th byte).

Page 1107 2022/09/30




Figure 31-7 Password Area Verification Flowchart (1)

(2) Flash Memory Chip Erase and Protection Bit Erase

The Chip Erase Enable / Disable area specifies whether password verification is performed or not. The Chip Erase Enable / Disable area is as shown below.

Product name	Chip Erase Enable / Disable area
TMPM369FDFG TMPM369FDXBG	0x3F87_FFF4 to 0x3F87_FFFF

As shown in the Figure 31-8, if the data contained in the Chip Erase Enable / Disable area is not 0xFF, password verification is executed. If all data in the password area are the same, it is determined as an error. The boot program returns an error acknowledge (0x41) in response to the checksum byte (the 17th byte).

The password sequence received from the controller (5th to 16th bytes) is compared to the password stored in the flash memory. All of the 12 bytes must match to pass the password verification. Otherwise, a password error occurs, which causes the boot program to reply error acknowledges in response to the checksum byte (the 17th byte).




Figure 31-8 Password Area Verification Flowchart (2)



31.2.10.6 Checksum Calculation

The checksum byte for a series of bytes of data is calculated by adding the bytes together with dropping the carries, and taking the two's complement of the total sum. The controller must perform the same checksum operation in transmitting checksum bytes.

Example) To calculate the checksum for a series of 0xE5 and 0xF6:

Add the bytes together

0xE5 + 0xF6 = 0x1DB

Calculate the two's complement by using lower 8 bits, and that is the checksum byte. Then send 0x25 to the controller.

0 - 0xDB = 0x25

Page 1109 2022/09/30

31.2.11 General Boot Program Flowchart

Figure 31-9 shows an overall flowchart of the boot program.




Figure 31-9 Overall Boot Program Flowchart



31.2.12 USB Boot

31.2.12.1 Boot Sequence

USB BOOT Sequence is shown as following table.

Table 31-12 USB Boot Sequence

USB BOOT Protocol		
PC		TMPM369FDFG/XBG
Start USB BOOT Protocol	→	
	←	Response
Send Password	\rightarrow	
Confirm Password	\rightarrow	
	←	Response
Send Boot Information	\rightarrow	
Confirm Boot Information	\rightarrow	
	←	Response
Plane Data	\rightarrow	
Send Sum Data	\rightarrow	
Confirm Sum Data	\rightarrow	
	←	Response
Flash Erase Protocol		i
Start Flash Erase Protocol	\rightarrow	
	←	Response
Send Password	\rightarrow	
Confirm Password	→	
	←	Response
Run Flash Erase	\rightarrow	
	←	Response
Confirm Flash Erase	→	
	←	Response

Page 1111 2022/09/30

31.2 Operation Mode TMPM369FDFG/XBG

31.2.12.2 USB Boot Command

USB Boot Command is shown as following table.

Table 31-13 Boot Command List

31. Flash

			Start USB Boot Protocol	Send Password	Confirm Pass- word	Send Boot Infor- mation	Confirm Boot Information
bmRequestType	1byte	Vendor Class	in	out	in	out	in
bRequest	1byte	Command	0x18	0x20	0x28	0x30	0x38
wValue	2byte	0x0000	-	-	-	-	-
wIndex	2byte	Sequence ID	any data	Same as Start Protocol	Same as Start Protocol	Same as Start Protocol	Same as Start Protocol
wLength	2byte	Data Length	1	12	1	6	1
Data Stage	0 to 64 byte		0x18: OK 0x19: NG	Password[0]	0x28:OK 0x29:NG	RAM Ad- dress<31:24>	0x38:OK 0x39:NG
				Passwoed[1]		RAM Ad- dress<23:16>	
				Password[2]		RAM Ad- dress<15:8>	
				Password[3]		RAM Ad- dress<7:0>	
				Password[4]		Transfer Size<15:8>	
				Password[5]		Transfer Size<7:0>	
				Password[6]			
				Password[7]			
				Password[8]			
				Password[9]			
				Password[10]			
				Password[11]			



			Send Sum Data	Confirm Sum Da- ta	Start Flash Erase Protocol	Run Flash Erase	Confirm Flash Erase
bmRequestType	1byte	Vendor Class	out	in	in	in	in
bRequest	1byte	Command	0x40	0x48	0x58	0x68	0x78
wValue	2byte	0x0000	-	-	-	-	-
wIndex	2byte	Sequence ID	Same as Start Protocol	Same as Start Protocol	any data	Same as Start Protocol	Same as Start Protocol
wLength	2byte	Data Length	1	1	1	1	1
Data Stage	0 - 64 byte		Sum Data	0x48: OK 0x49: NG	0x58:OK 0x59:NG	0x68: OK 0x69: NG	0x78:OK 0x79:NG

31.2.13 Descriptor

Descriptor in USB Boot Mode is shown as following table.

Table 31-14 Device Descriptor

Offset	Filed	value	Description	
0	bLentgth 0x12		18 bytes	
1	bDescripotType	0x01	Device descriptor	
2	bcdUSB	0x00	USB version 2.0	
3	DCGUSB	0x02		
4	bDeviceClass	0x00	Device class (Not used)	
5	bDeviceSubClass	0x00	Sub command (Not used)	
6	bDeviceProtocol	0x00	Protocol (Not used)	
7	bMaxPacketSize0	0x40	EP0 Maximum packet size 64 bytes	
8	idVendor	0x30	Vender ID	
9	iavendor	0x09		
10	idDood.cat	0x69	Product ID	
11	idProduct	0x65		
12	bcdDevice	0x00	Device version	
13	bcaDevice	0x01		
14	iManufacture	0x00	String descriptor index shown as manufacturer	
15	iProduct	0x00	String descriptor index shown as Product	
16	iSerialNumber 0x00		String descriptor index shown as product's serial number	
17	bNumConfigurations	0x01	The number of configuration 1	

31.2 Operation Mode TMPM369FDFG/XBG

Table 31-15 Configuration Descriptor

Offset	Filed	value	Description
0	bLentgth	0x09	9 bytes
1	bDescripotType	0x02	Configuration descripor
2	bTotal Lenght 0x20 The length which is added with (32 bytes)		The length which is added with configuration and end point (32 bytes)
3		0x00	
4	bNumInterfaces	0x01	The number of interface 1
5	bConfigurationValue	0x01	The number of configuration 1
6	iConfiguration	0x00	String descriptor index shown this configuration name (Not used)
7	bmAttributes	0x80	Bus power
8	MaxPower	0x31	Maximum power consumption (49mA)

Table 31-16 Interface Descriptor

Offset	Filed	value	Description
0	bLentgth	0x09	9 bytes
1	bDescripotType	0x04	Interface descriptor
2	bInterdfaceNumber	0x00	The number of interface 1
3	bAlternateSetting	0x00	The number of alternate setting 0
4	bNumEndpoints	0x02	Two end point
5	bInterfaceClass	0xFF	
6	bInterfaceSubClass	0x00	
7	bInterfaceProtocol	0x50	Bulk only protocol
8	iInterface	0x00	String descriptor index shown this interface name (Not used)

Table 31-17 Bulk-In Endpoint Descriptor

Offset	Filed	value	Description
0	bLentgth	0x07	7 bytes
1	bDescripotType	0x05	End point descriptor
2	bEndpointAddress	0x81	End point 1 is used as input
3	bmAttributes	0x02	Bulk transfer
4	M B 1 10:	0x40	
5	- wMaxPacketSize	0x00	
6	blnterval	0x00	(Ignore because of bulk transfer)



Table 31-18 Bulk-Out Endpoint Descriptor

Offset	Filed	value	Description
0	bLentgth	0x07	7 bytes
1	bDescripotType	0x05	End point descriptor
2	bEndpointAddress	0x02	End point 2 is used as output
3	bmAttributes	0x02	Bulk transfer
4	M B 1 10:	0x40	Payload 64 bytes
5	wMaxPacketSize	0x00	
6	bInterval	0x00	(Ignore because of bulk transfer)

Page 1115 2022/09/30

31. Flash

On-board Programming of Flash Memory (Rewrite/Erase) 31.3

In on-board programming, the CPU is to execute software commands for rewriting or erasing the flash memory. The rewrite/erase control program should be prepared by the user beforehand. Because the flash memory content cannot be read while it is being written or erased, it is necessary to run the rewrite/erase program from the internal RAM after shifting to the user boot mode.

31.3.1 Flash Memory

Except for some functions, writing and erasing flash memory data are in accordance with the standard JE-DEC commands.

In writing or erasing, use 32-bit data transfer command of the CPU to enter commands to the flash memory. Once the command is entered, the actual write or erase operation is automatically performed internally.

Table 31-19 Flas	h Memory	Functions
------------------	----------	------------------

Major functions	Description					
Automatic page program	Writes data automatically per page.					
Automatic chip erase	Erase the entire area of the flash memory automatically.					
Automatic block erase	Erases a selected block automatically.					
Protect function	The write or erase operation can be individually inhibited for each block.					

Block Configuration 31.3.1.1




Figure 31-10 Block Configuration of Flash Memory (TMPM369FDFG/XBG)



31.3.1.2 Basic Operation

This flash memory device has the following two operation modes:

- The mode to read memory data (Read mode)
- The mode to automatically erase or rewrite memory data (Automatic operation)

Transition to the automatic mode is made by executing a command sequence while it is in the memory read mode. In the automatic operation mode, flash memory data cannot be read and any commands stored in the flash memory cannot be executed. In the automatic operation mode, any interrupt or exception generation cannot set the device to the read mode except when a hardware reset is generated. During automatic operation, be sure not to cause any exception other than reset and debug exceptions while a debug port is connected. Any exception generation cannot set the device to the read mode except when a hardware reset is generated.

(1) Read

When data is to be read, the flash memory must be set to the read mode. The flash memory will be set to the read mode immediately after power is applied, when CPU reset is removed, or when an automatic operation is normally terminated. In order to return to the read mode from other modes or after an automatic operation has been abnormally terminated, either the Read/reset command (a software command to be described later) or a hardware reset is used. The device must also be in the read mode when any command written on the flash memory is to be executed.

Read / reset command and Read command (software reset)

When ID-Read command is used, the reading operation is terminated instead of automatically returning to the read mode. In this case, the Read/reset command can be used to return the flash memory to the read mode. Also, when a command that has not been completely written has to be canceled, the Read/reset command must be used. The Read command is used to return to the read mode after executing 32-bit data transfer command to write the data "0x0000_00F0" to an arbitrary address of the flash memory.

• With the Read/reset command, the device is returned to the read mode after completing the third bus write cycle.

(2) Command write

This flash memory uses the command control method. Commands are executed by executing a command sequence to the flash memory. The flash memory executes automatic operation commands according to the address and data combinations applied (refer to Command Sequence).

If it is desired to cancel a command write operation already in progress or when any incorrect command sequence has been entered, the Read/reset command is to be executed. Then, the flash memory will terminate the command execution and return to the read.

While commands are generally comprised of several bus cycles and the operation applying to the 32-bit (word) data transmission command to the flash memory is called "bus write cycle". The bus write cycles have a specific sequential order and the flash memory will perform an automatic operation when the sequence of the bus write cycle data and address of command write is operated in accordance with a predefined specific order. If any bus write cycle does not follow a predefined command write sequence, the flash memory will terminate the command execution and return to the read mode.

Note 1: Command sequences are executed from outside the flash memory area.

Note 2: Each bus write cycle must be sequentially executed by 32-bit data transmit command. While a command sequence is being executed, access to the flash memory is prohibited. Also, do not generate any interrupt (except debug exceptions when a debug port is connected). If such an operation is made, it may result in an unexpected read access to the flash memory, and the command sequencer may not be able to correctly recognize

31. Flash

the command. While it may cause an abnormal termination of the command sequence, it also may cause an incorrect recognition of the command.

Note 3: For the command sequencer to recognize a command, the device must be in the read mode prior to executing the command. Be sure to check before the first bus write cycle where FCFLCS <RDY / BSY> is set to "1". It is recommended to subsequently execute a Read command.

Note 4: Upon issuing a command, if any address or data is incorrectly written, be sure to perform a software reset to return to the read mode again.

31.3.1.3 Commands

(1) Automatic Page Program

Writing to a flash memory device is to change "1" data cells to "0" data cells. Any "0" data cell cannot be changed to a "1" data cell. For changing "0" data cells to "1" data cells, it is necessary to perform an erase operation.

The automatic page programming function of this device writes data of each page. The TMPM369FDFG/XBG contains 128 words in a page. A 128 word block is defined by the same [31:9] address. It starts from the address [8:0] = 0x00 and ends at the address [8:0] = 0x1FF. This programming unit is hereafter referred to as a "page".

Writing to data cells is automatically performed by an internal sequencer and no external control by the CPU is required. The state of automatic page programming (whether it is in writing operation or not) can be checked by FCFLCS [0] <RDY_BSY>.

Also, any new command sequence is not accepted while it is in the automatic page programming mode. If it is desired to interrupt the automatic page programming, use the hardware reset function. If the operation is stopped by a hardware reset operation, it is necessary to once erase the page and then perform the automatic page programming again because writing to the page has not been normally terminated.

The automatic page programming operation is allowed only once for a page already erased. No programming can be performed twice or more. Note that rewriting to a page that has been once written requires execution of the automatic block erase or automatic chip erase command before executing the automatic page programming command again.

No automatic verify operation is performed internally to the device. So, be sure to read the data programmed to confirm that it has been correctly written.

The automatic page programming operation starts when the third bus write cycle of the command cycle is completed. After the fifth bus write cycle, data will be written sequentially starting from the next address of the address specified in the fourth bus write cycle (in the fourth bus write cycle, the page top address will be command written) (32 bits of data is input at one time). Be sure to use the 32-bit data transfer command in writing commands after the fourth bus cycle. At this time, any 32-bit data transfer commands shall not be placed across word boundary. After the fifth bus write cycle, data is command written to the same page area. Even if it is desired to write the page only partially, it is required to perform the automatic page programming for the entire page. In this case, the address input for the fourth bus write cycle shall be set to the top address of the page. Be sure to perform command write operation with the input data set to "1" for the data cells not to be set to "0". For example, if the top address of a page is not to be written, set the input data in the fourth bus write cycle to 0xFFFFFFF as a command write.

Once the third bus cycle is executed, the automatic page programming is in operation. This condition can be checked by monitoring FCFLCS<RDY / BSY>. Any new command sequence is not accepted while it is in automatic page programming mode. If it is desired to stop operation, use the hardware reset function. Be careful in doing so because data cannot be written normally if the operation is interrupted. When a single page has been command written with normally terminating the automatic page writing process, FCFLCS<RDY / BSY> is set to "1" then it returns to the read mode.



When multiple pages are to be written, it is necessary to execute the page programming command for each page because the number of pages to be written by a single execution of the automatic page program command is limited to only one page. It is not allowed for automatic page programming to process input data across pages.

Data cannot be written to a protected block. When automatic programming is finished, it automatically returns to the read mode. This condition can be checked by monitoring FCFLCS<RDY_BSY>. If automatic programming has failed, the flash memory is locked in the current mode and will not return to the read mode. For returning to the read mode, it is necessary to execute hardware reset to reset the flash memory or the device. In this case, while writing to the address has failed, it is recommended not to use the device or not to use the block that includes the failed address.

Note: Software reset becomes ineffective after the fourth bus write cycle of the automatic page programming command.

(2) Automatic chip erase

The automatic chip erase operation starts when the sixth bus write cycle of the command cycle is completed.

This condition can be checked by monitoring FCFLCS<RDY / BSY>. While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that data has been correctly erased. Any new command sequence is not accepted while it is in an automatic chip erase operation. If it is desired to stop operation, use the hardware reset function. If the operation is forced to stop, it is necessary to perform the automatic chip erase operation again because the data erasing operation has not been normally terminated.

Also, any protected block cannot be erased. If all the blocks are protected, the automatic chip erase operation will not be performed and it returns to the read mode after completing the sixth bus read cycle of the command sequence. When an automatic chip erase operation is normally terminated, it automatically returns to the read mode. If an automatic chip erase operation has failed, the flash memory is locked in the current mode and will not return to the read mode.

For returning to the read mode, it is necessary to execute hardware reset to reset the device. In this case, the failed block cannot be detected. It is recommended not to use the device anymore or to identify the failed block by using the block erase function for not to use the identified block anymore.

(3) Automatic block erase (for each block)

The automatic block erase operation starts when the sixth bus write cycle of the command cycle is completed.

This status of the automatic block erase operation can be checked by monitoring FCFLCS <RDY / BSY>. While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that data has been correctly erased. Any new command sequence is not accepted while it is in an automatic block erase operation. If it is desired to stop operation, use the hardware reset function. In this case, it is necessary to perform the automatic block erase operation again because the data erasing operation has not been normally terminated.

Also, any protected block cannot be erased. If an automatic block erase operation has failed, the flash memory is locked in the mode and will not return to the read mode. In this case, execute hardware reset to reset the device.

(4) Automatic programming of protection bits (for each block)

This device is implemented with protection bits. This protection can be set for each block. See Table 31-23 for table of protection bit addresses. This device assigns 1 bit to 1 block as a protection bit. The applicable protection bit is specified by PBA in the seventh bus write cycle. By automatical-

31. Flash

ly programming the protection bits, write and/or erase functions can be inhibited (for protection) individually for each block. The protection status of each block can be checked by FCFLCS <BLPRO> to be described later. This status of the automatic programming operation to set protection bits can be checked by monitoring FCFLCS <RDY_BSY>. Any new command sequence is not accepted while automatic programming is in progress to program the protection bits. If it is desired to stop the programming operation, use the hardware reset function. In this case, it is necessary to perform the programming operation again because the protection bits may not have been correctly programmed. If all the protection bits have been programmed, all FCFLCS <BLPRO> are set to "1" indicating that it is in the protected state. This disables subsequent writing and erasing of all blocks.

Note: Software reset is ineffective in the seventh bus write cycle of the automatic protection bit programming command. FCFLCS <RDY_BSY> turns to "0" after entering the seventh bus write cycle.

(5)Automatic erasing of protection bits

Different results will be obtained when the automatic protection bit erase command is executed depending on the status of the protection bits and the security bits. It depends on whether all <BLPRO> in the FCFLCS register are set to "1" or not, when FCSECBIT<FCSECBIT> is set to "1". Be sure to check the value of FCFLCS <BLPRO> before executing the automatic protection bit erase command. See Chapter "Protect/security function" for details.

• When all the FCFLCS <BLPRO> are set to "1" (all the protection bits are programmed):

When the automatic protection bit erase command is command written, the flash memory is automatically initialized within the device. When the seventh bus write cycle is completed, the entire area of the flash memory data cells is erased and then the protection bits are erased. This operation can be checked by monitoring FCFLCS <RDY BSY>. If the automatic operation to erase protection bits is normally terminated, FCFLCS will be set to "0x00000001". Since no automatic verify operation is performed internally to the device, be sure to read the data to confirm that it has been correctly erased. For returning to the read mode while the automatic operation after the seventh bus cycle is in progress, it is necessary to use the hardware reset to reset the device. If this is done, it is necessary to check the status of protection bits by FCFLCS <BLPRO> after retuning to the read mode and perform either the automatic protection bit erase, automatic chip erase, or automatic block erase operation, as required.

When FCFLCS <BLPRO> include "0" (not all the protection bits are programmed):

If the automatic protection bit is cleared to "0", the protection condition is canceled. With this device, protection bits can be programmed to an individual block and performed bit-erase operation in the four bits unit as shown in Table 31-23. The target bits are specified in the seventh bus write cycle. The protection status of each block can be checked by FCFLCS <BLPRO> to be described later. This status of the programming operation for automatic protection bits can be checked by monitoring FCFLCS <RDY BSY>. When the automatic operation to erase protection bits is normally terminated, the protection bits of FCFLCS <BLPRO> selected for erasure are set to "0".

In any case, any new command sequence is not accepted while it is in an automatic operation to erase protection bits. If it is desired to stop the operation, use the hardware reset function. When the automatic operation to erase protection bits is normally terminated, it returns to the read mode.

Note: The FCFLCS <RDY / BSY> bit is "0" while in automatic operation and it turns to "1" when the automatic operation is terminated.

ID-Read (6)

Using the ID-Read command, you can obtain the type and other information on the flash memory contained in the device. The data to be loaded will be different depending on the address [15:14] of the fourth and subsequent bus write cycles (recommended input data is 0x00). After the fourth bus write cycle, when an arbitrary flash memory area is read, the ID value will be loaded. Once the



fourth bus write cycle of an ID-Read command has passed, the device will not automatically return to the read mode. In this condition, the set of the fourth bus write cycle and ID-Read commands can be repeatedly executed. For returning to the read mode, use the Read/reset command or hardware reset command.

Page 1121 2022/09/30

31. Flash

31.3.1.4 Flash control / status register

Base Address = 0x41FF_F000

Register name		Address (Base+)			
Reserved	-	0x0000, 0x0004			
Security bit register	FCSECBIT	0x0010			
Reserved	-	0x0014			
Flash control register	FCFLCS	0x0020			
Reserved	-	0x0024, 0x0028			
Reserved	-	0x0040, 0x0044			
Reserved	-	0x0050, 0x0058			
Reserved	-	0x0060 to 0x00B8			

Note: Do not access to the reserved address.

FCFLCS (Flash control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	BLPRO5	BLPRO4	BLPRO3	BLPRO2	BLPRO1	BLPRO0
After reset	0	0	(Note 2)					
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	RDY_BSY
After reset	0	0	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Function
31 to 22	_	R	Read as 0.
21to 16	BLPRO5 to	R	Protection for Block 5 to 0
	BLPRO0		0: disabled
			1: enabled
			Each of the protection bits represents the protection status of the corresponding block. When a bit is set to "1", it indicates that the block corresponding to the bit is protected. When the block is protected, data cannot be written to it.
15 to 1	_	R	Read as 0.
0	RDY_BSY	R	Ready / Busy (Note 1)
			0:Auto operating
			1:Auto operation terminated.
			Ready/Busy flag bit
			The RDY_BSY output is provided as a means to monitor the status of automatic operation. This bit is a function bit for the CPU to monitor the function. When the flash memory is in automatic operation, it outputs "0" to indicate that it is busy. When the automatic operation is terminated, it returns to the ready state and outputs "1" to accept the next command. If the automatic operation has failed, this bit maintains the "0" output. By applying a hardware reset, it returns to "1".



Note 1: This command must be issued in the ready state. Issuing the command in the busy state may disable both correct command transmission and further command input. To exit from the condition, execute system reset. Refer to "Reset Operation" regarding to reset in this case.

Note 2: The value varies depending on protection applied.

(2) FCSECBIT (Security bit register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0 0		0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	SECBIT
After reset	0	0	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as 0.
0	SECBIT	R/W	Security bits 0:disabled 1:enabled

Note: This register is initialized by cold reset or releasing STOP2 mode of low power consumption mode.

Page 1123 2022/09/30

31. Flash

31.3.1.5 List of Command Sequences

Table 31-20 shows the address and the data of each command of flash memory.

Bus cycles are "bus write cycles" except for the second bus cycle of the Read command, the fourth buscycle of the Read/reset command, and the fifth bus cycle of the ID-Read command. Bus write cycles are executed by 32-bit (word) data transfer commands. (In the following table, only lower 8 bits data are shown.)

See Table 31-21 for the detail of the address bit configuration. Use a value of "Addr." in the Table 31-20 for the address [15:8] of the normal command in the Table 31-21.

Note: Always set "0" to the address bits [1:0] in the entire bus cycle.

Table 31-20 Flash Memory Access from the Internal CPU

	First bus cy- cle	Second bus cycle	Third bus cy- cle	Fourth bus cycle	Fifth bus cy- cle	Sixth bus cy- cle	Seventh bus cycle
Command sequence	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.	Addr.
	Data	Data	Data	Data	Data	Data	Data
	0xXX	-	-	-	-	-	-
Read	0xF0	-	-	-	-	-	-
Deed / Deed	0x54XX	0xAAXX	0x54XX	RA	-	-	-
Read / Reset	0xAA	0x55	0xF0	RD	-	-	-
ID Deed	0x54XX	0xAAXX	0x54XX	IA	0xXX	-	-
ID-Read	0xAA	0x55	0x90	0x00	ID	-	-
Automatic page pro-	0x54XX	0xAAXX	0x54XX	PA	PA	PA	PA
gramming	0xAA	0x55	0xA0	PD0	PD1	PD2	PD3
Automatic chip erase	0x54XX	0xAAXX	0x54XX	0x54XX	0xAAXX	0x54XX	ı
Automatic chip erase	0xAA	0x55	0x80	0xAA	0x55	0x10	ı
A. de lele els esses	0x54XX	0xAAXX	0x54XX	0x54XX	0xAAXX	BA	-
Auto block erase	0xAA	0x55	0x80	0xAA	0x55	0x30	ı
Protection bit program-	0x54XX	0xAAXX	0x54XX	0x54XX	0xAAXX	0x54XX	PBA
ming	0xAA	0x55	0x9A	0xAA	0x55	0x9A	0x9A
Protection bit erase	0x54XX	0xAAXX	0x54XX	0x54XX	0xAAXX	0x54XX	PBA
Protection bit erase	0xAA	0x55	0x6A	0xAA	0x55	0x6A	0x6A

Supplementary explanation

· RA: Read address

RD: Read data

· IA: ID address

ID: ID data

• PA: Program page address

PD: Program data (32 bit data)

After fourth bus cycle, enter data in the order of the address for a page.

BA: Block address

PBA: Protection bit address



31.3.2 Address bit configuration for bus write cycles

Table 31-21 is used in conjunction with "Table 31-20 Flash Memory Access from the Internal CPU".

Address setting can be performed according to the normal bus write cycle address configuration from the first bus cycle. "0" is recommended" in the Table 31-21 Address Bit Configuration for Bus Write Cycles can be changed as necessary.

Address	Addr [31:19]	Addr [18]	Addr [17]	Addr [16]	Addr [15]	Addr [14]	Addr [13:11]	Addr [10]	Addr [9]	Addr [8]	Addr [7:0]	
		Normal bus write cycle address configuration										
Normal commands	Flash area	"0" is	recomm	ended.		Command					Addr[1:0]="0" (fixed) Others:0 (recommended)	
ID-READ		IA: ID address (Set the fourth bus write cycle address for ID-Read operation)										
ID-READ	Flash area	"0" is	recomm	ended.	ID ad	dress	Addr[1:0]=	"0" (fixed	l), Other	s:0 (rec	ommended)	
Block erase		BA:	Block ac	ddress (Set the s	ixth bus	write cycle address fo	r block	erase op	eration)		
block erase	Block se	election (Table 3	1-21)			Addr[1:0]="0" (fixed), C	thers:0	(recomm	nended)	
Auto page	PA: Program page address (Set the fourth bus write cycle address for page programming operation)											
program- ming	Page selection									Addr[1:0]="0" (fixed) Others:0 (recommended)		
	PBA:	Protecti	ion bit a	ddress (Set the	seventh	bus write cycle addres	s for pro	tection	bit progr	amming)	
Protection bit pro- gramming	Flash area		tion bit ction 31-22)		Fixed to "0".			lec	lection		ddr[1:0]="0" (fixed) rs:0 (recommended)	
	PE	BA: Prote	ction bit	address	s (Set th	e seven	th bus erase cycle add	lress for	protecti	on bit er	asure)	
Protection bit erase	Flash area		tion bit ction 31-23)		Fixed to "0".			Addr[1:0]="0" (fixed Others:0 (recommend		1 \ /		

As block address, specify any address in the block to be erased.

Table 31-21 Block Address Table

Block	Address	Address	Size
BIOCK	(User boot mode)	(Single boot mode)	(K byte)

TMPM369FDFG/XBG

4	0x0000_0000 to 0x0000_7FFF	0x3F80_0000 to 0x3F80_7FFF	32
5	0x0000_8000 to 0x0000_FFFF	0x3F80_8000 to 0x3F80_FFFF	32
3	0x0001_0000 to 0x0001_FFFF	0x3F81_0000 to 0x3F81_FFFF	64
2	0x0002_0000 to 0x0003_FFFF	0x3F82_0000 to 0x3F83_FFFF	128
1	0x0004_0000 to 0x0005_FFFF	0x3F84_0000 to 0x3F85_FFFF	128
0	0x0006_0000 to 0x0007_FFFF	0x3F86_0000 to 0x3F87_FFFF	128

Note: As for the addresses from the first to the fifth bus cycles, specify the upper addresses of the blocks to be erased.

Page 1125 2022/09/30

31. Flash

Table 31-22 Block Address Table

		The seventh bus write cycle address						
Block	Protect bit	Address	Address	Address	Address	Address	Address	
		[18]	[17]	[16:11]	[10]	9]	[8]	

TMPM369FDFG/XBG

Block0	<blpro[0]></blpro[0]>	0	0		0	0	
Block1	<blpro[1]></blpro[1]>	0	0		0	1	
Block2	<blpro[2]></blpro[2]>	0	0	Fixed to	1	0	Fixed to
Block3	<blpro[3]></blpro[3]>	0	0	"0".	1	1	"0"
Block4	<blpro[4]></blpro[4]>	0	1		0	0	
Block5	<blpro[5]></blpro[5]>	0	1		0	1	

Table 31-23 Protection Bit Erase Address Table

Block	Protection bit	The seventh bus write cycle addres		
		Address [18]	Address [17]	
Block3 to 0	<blpro[3:0]></blpro[3:0]>	0	0	
Block5 to 4	<blpro[5:4]></blpro[5:4]>	0	1	


Note: The protection bit erase command cannot erase by individual block.

Table 31-24 The ID-Read command's fourth bus write cycle ID address (IA) and the data to be read by the following 32-bit data transfer command (ID)

IA[15:14]	ID[7:0]	Code
00	0x98	Manufacturer code
01	0x5A	Device code
10	Reserved	-
11	0x10	Macro code



31.3.2.1 Flowchart



Automatic Page Programming Command Sequence (Address / Command)





Figure 31-11 Automatic Programming

Note: Command sequence is executed by 0x54xx or 0x55xx.

Page 1127 2022/09/30

31. Flash






Figure 31-12 Automatic Erase

Note: Command sequence is executed by 0x54xx or 0x55xx.



32. ROM protection

32.1 Outline

The TMPM369FDFG/XBG offers two kinds of ROM protection/ security functions.

One is a write/ erase-protection function for the internal flash ROM data.

The other is a security function that restricts internal flash ROM data readout and debugging.

32.2 Features

32.2.1 Write/ erase-protection function

The write/ erase-protection function enables the internal flash to prohibit the writing and erasing operation for each block.

To activate the function, write "1" to the corresponding bits to a block to protect. Writing "0" to the bits cancels the protection.

The protection settings of the bits can be monitored by the FCFLCS <BLPRO[5:0]> bit. See the chapter "Flash" for programming details.

32.2.2 Security function

The security function restricts flash ROM data readout and debugging.

This function is available under the conditions shown below.

- 1. The FCSECBIT <SECBIT> bit is set to "1".
- 2. All the protection bits (the FCFLCS<BLPRO> bits) used for the write/erase-protection function are set to "1".

Table 32-1 shows details of the restrictions by the security function.

Table 32-1 Restrictions by the security function

Item	Details
1) ROM data readout	Data can be read from CPU.
2) Debug port	Communication of JTAG/SW and trace are prohibited
3) Command for flash memory	Writing a command to the flash memory is prohibited. An attempt to erase the contents in the bits used for the write/ erase-protection erases all the protection bits.

Page 1129 2022/09/30

32.3 Register TMPM369FDFG/XBG

32.3 Register

Base Address = 0x41FF_F000

Register name	Address (Base+)	
Reserved	-	0x0000, 0x0004
Security bit register	FCSECBIT	0x0010
Reserved	-	0x0014
Flash control register	FCFLCS	0x0020
Reserved	-	0x0024 to 0x0FFF

Note: Access to the "Reserved" area is prohibited.



32.3.1 FCFLCS (Flash control register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	BLPRO5	BLPRO4	BLPRO3	BLPRO2	BLPRO1	BLPRO0
After reset	0	0	(Note2)	(Note2)	(Note2)	(Note2)	(Note2)	(Note2)
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	RDY_BSY
After reset	0	0	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Function
31-22	_	R	Read as 0.
21-16	BLPRO5 to BLPRO0	R	Protection for Block5 to 0 0: disabled 1: enabled Protection status bits Each of the protection bits represents the protection status of the corresponding block. When a bit is set to "1", it indicates that the block corresponding to the bit is protected. When the block is protected, data cannot be written to it.
15-1	-	R	Read as 0.
0	RDY_BSY	R	Ready/Busy (Note 1) 0: Auto operating 1:Auto operation terminated Ready/Busy flag bit The RDY_BSY output is provided as a means to monitor the status of automatic operation. This bit is a function bit for the CPU to monitor the function. When the flash memory is in automatic operation, it outputs "0" to indicate that it is busy. When the automatic operation is terminated, it returns to the ready state and outputs "1" to accept the next command. If the automatic operation has failed, this bit maintains the "0" output. By applying a hardware reset, it returns to "1".

Note 1: This command must be issued in the ready state. Issuing the command in the busy state may disable both correct command transmission and further command input. To exit from the condition, execute system reset. Refer to "Reset" in "Flash" section regarding to reset in this case.

Note 2: The value varies depending on protection applied.

Page 1131 2022/09/30

32.3 Register TMPM369FDFG/XBG

32.3.2 FCSECBIT (Security bit register)

	31	30	29	28	27	26	25	24
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	23	22	21	20	19	18	17	16
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
bit symbol	-	-	-	-	-	-	-	-
After reset	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
bit symbol	-	-	-	-	-	-	-	SECBIT
After reset	0	0	0	0	0	0	0	1

Bit	Bit Symbol	Туре	Function
31-1	-	R	Read as 0.
0	SECBIT	R/W	Security bit
			0: Disabled
			1: Enabled

Note: This register is initialized by cold reset and releasing STOP2 mode of the low power consumption mode.



32.4 Writing and erasing

32.4.1 Protection bits

To write the protection bits or to erase the protection bits is used by command sequence.

Writing to the protection bits is done on block-by-block basis. Erasing to the protection bits is done on the unit, from block0 to block3 and from block 4 to block 5.

When the settings for all the blocks are "1" and FCSECBIT<SECBIT> is "1", the security function is enabled. In this condition, the chip erase is done and all protect bits are erased by erasing the protect bits. Therefore, the protect bit should be erased after FCSECBIT<SECBIT> makes "0".

See the chapter "Flash" for details.

32.4.2 Security bit

The FCSECBIT <SECBIT> bit that activates security function is set to "1" at a power-on reset right after power-on.

The bit is rewritten by the following procedure.

- 1. Write the code 0xa74a9d23 to FCSECBIT register.
- 2. Write data within 16 clocks from the above.1.

Note: The above procedure is enabled only when using 32-bit data transfer command.

32. ROM protection

32.4 Writing and erasing TMPM369FDFG/XBG



33. Debug Interface

33.1 Specification Overview

TMPM369FDFG/XBG contains the Serial Wire JTAG Debug Port (SWJ-DP) unit for interfacing with the debugging tools and the Embedded Trace MacrocellTM(ETM) unit for instruction trace output. Trace data is output to the dedicated pins(TRACEDATA[3:0], SWV) for the debugging via the on-chip Trace Port Interface Unit (TPIU).

For details about SWJ-DP, ETM and TPIU, refer to the Arm manual "Cortex-M3 Technical Reference Manual".

33.2 SWJ-DP

SWJ-DP supports the Serial Wire Debug Port (SWCLK, SWDIO) and the JTAG Debug Port (TDI, TDO, TMS, TCK, TRST).

33.3 ETM

ETM supports four data signal pins (TRACEDATA[3:0]), one clock signal pin (TRACECLK) and trace output from Serial Wire Viewer (SWV).

Page 1135 2022/09/30

33.4 Pin Functions TMPM369FDFG/XBG

33.4 Pin Functions

The debug interface pins can also be used as general-purpose ports.

The PA1 and PA2 pins are shared between the JTAG debug port function and the Serial Wire Debug Port function. The PA0 pin is shared between the JTAG debug port function and the SWV trace output function.

Table 33-1 SWJ-DP,ETM Debug Functions

SWJ-DP Pin Name	General- purpose Port Name	JTAG Debug Function		SW Debug Function	
		1/0	Explanation	1/0	Explanation
TMS / SWDIO	PA1	Input	JTAG Test Mode Selection	1/0	Serial Wire Data Input/Output
TCK / SWCLK	PA2	Input	JTAG Test Check	Input	Serial Wire Clock
TDO / SWV	PA0	Output	JTAG Test Data Output	(Output) (Note)	(Serial Wire Viewer Output)
TDI	PA3	Input	JTAG Test Data Input	-	-
TRST	PA4	Input	JTAG Test RESET	-	-
TRACECLK	PA5	Output	TRACE Clock Output		
TRACEDATA0	PA6	Output	TRACE DATA Output0		
TRACEDATA1	PA7	Output	TRACE DATA Output1		
TRACEDATA2	PB0	Output	TRACE DATA Output2		
TRACEDATA3	PB1	Output	TRACE DATA Output3		

Note: When SWV function is used.

After reset, PA0, PA1 and, PA2, PA3 and PA4 pins are configured as debug port function pins. The functions of other debug interface pins need to be programmed as required.

When using a low power consumption mode, take note of the following points.

Note: If PA1 and PA0 are configured as TMS/SWDIO and TDO/SWV, output continues to be enabled even in STOP mode regardless of the setting of the CGSTBYCR<DRVE>.



Table 33-2 summarizes the debug interface pin and related port settings after reset.

Table 33-2 Debug Interface Pins and Related Port Settings after Reset

Dant Name			Valu	ie of Related po	rt settings after r	eset	
Port Name (Bit Name)	Debug Function	Function (PxFR)	Input (PxIE)	Output (PxCR)	Pull-up (PxPUP)	Pull-down (PxPDN)	Open-drain (PxOD)
PA1	TMS/SWDIO	1	1	1	1	0	0
PA2	TCK/SWCLK	1	1	0	0	1	0
PA0	TDO/SWV	1	0	1	0	0	0
PA3	TDI	1	1	0	1	0	0
PA4	TRST	1	1	0	1	0	0
PA5	TRACECLK	0	0	0	0	0	0
PA6	TRACEDATA0	0	0	0	0	0	0
PA7	TRACEDATA1	0	0	0	0	0	0
PB0	TRACEDATA2	0	0	0	0	0	0
PB1	TRACEDATA3	0	0	0	0	0	0

33.5 Peripheral Functions in Halt Mode

When the Cortex-M3 core enters in the halt mode, the watchdog-timer (WDT) automatically stops. Other peripheral functions continue to operate.

Page 1137 2022/09/30

33.6 Connection with a Debug Tool

33.6.1 About connection with debug tool

Concerning a connection with debug tools, refer to manufactures recommendations.

Debug interface pins contain a pull-up resistor and a pull-down resistor. When debug interface pins are connected with external pull-up or pull-down, please pay attention to input level.

Note: Ensure that to measure the power-consumption with debug tool connected in STOP1/STOP2 mode is prohibitted.

33.6.2 Important points of using debug interface pins used as general-purpose ports

When setting a debugging interface terminal to a general-purpose port by a user's program after reset release, after that the control from a debugging tool is impossible.

Please note that it is necessary to prepare for the structure which changes the general-purpose port to the debugging interface function by some kind of methods to connect a debugging tool again.

Table 33-3 Example Table of using debug interface pins

			Deb	oug interface p	oins		
	TRST	TDI	TDO / SWV	TCK / SWCLK	TMS / SWDIO	TRACE DATA[3:0]	TRACE CLK
JTAG+SW (After reset)	0	0	0	0	0	×	×
JTAG+SW (without TRST)	Note	0	0	0	0	×	×
JTAG+TRACE	0	0	0	0	0	0	0
sw	×	×	×	0	0	×	×
SW+SWV	×	×	0	0	0	×	×

o : Enabled × : Disabled (Usable as general-purpose port)

Note: The pin which is assigned TRST function, to select TRST function and set "open" or input "Low" level.

Page 1138 2022/09/30




34. Port Section Equivalent Circuit Schematic


Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The input protection resistance ranges from several tens of OHM to several hundred OHM. Feedback resistor and Damping resistorare shown with a typical value.

34.1 PB4, PK2




34.2 PA0 to 7, PB0 to 3, 5, PC0 to 7, PD0 to 7, PE0 to 7, PF0 to 7, PG0 to 7, PH0 to 7, PK1, PK3 to 4, PL0 to 7, PM0 to 2, PN0 to 5



Page 1139 2022/09/30


34.3 PK0,PM3 TMPM369FDFG/XBG

34.3 PK0,PM3



Note: Only when input is enabled, these pins tolerate 5V inputs.


34.4 PJ0 to 7, PI0 to 7




2022/09/30 Page 1140




34.5 PB6



34.6 X1, X2



34.7 XT1, XT2



Page 1141 2022/09/30

34.8 RESET, NMI TMPM369FDFG/XBG

34.8 RESET, NMI



34.9 MODE




34.10 FTEST3



(Note)FTEST3 pin is fixed to Open.

34.11 VREFHA, VREFHB, VREFLA, VREFLB



2022/09/30 Page 1142



35. Electrical Characteristics

35.1 Absolute Maximum Ratings

Para	meter	Symbol	Rating	Unit
		DVDD3A/B	-0.3 to 3.9	
		RVDD3	-0.3 to 3.9	.,
Supply voltage	Supply voltage		-0.3 to 3.9	V
		AVDD3_DA	-0.3 to 3.9	
Input voltage	Except 5V torerant pin	V _{IN1}	-0.3 to VDD + 0.3	V
	5V torerant pin	V _{IN2}	-0.3 to 5.5	
Low-level	Per pin	I _{OL}	5	
output current	Total	ΣI _{OL}	50	
High-level	Per pin	I _{OH}	-5	mA
output current	Total	ΣΙΟΗ	50	
Power consumption	(Ta = 85 °C)	PD	600	mW
Soldering temperatur	re (10 s)	T _{SOLDER}	260	°C
Storage temperature		T _{STG}	-55 to 125	°C
Operating Tempera-	Except during Flash W/E	T _{OPR}	-40 to 85	°C
ture	During Flash W/E	-	0 to 70	

Note: Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no Absolute maximum rating value is exceeded with respect to current, voltage, power consumption, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowup and/or burning.

Page 1143 2022/09/30

35.2 DC Electrical Characteristics (1/2)

DC Electrical Characteristics (1/2)

DVDD3A = DVDD3B=RVDD3 = AVDD3A = AVDD3B = AVDD3_DA = 2.7 V to 3.6 V DVSSA = DVSSB = AVSSA = AVSSB = VREFLA = VREFLB = AVSS_DA = 0V, Ta = -40 to 85 °C

	Parameter	Symbol	Co	ondition	Min.	Typ. (Note 1)	Max.	Unit
	D) (DDo.)		f _{OSC} = 8 to 16	without USB	2.7	-	3.6	V
Supply volt- age	DVDD3A DVDD3B AVDD3A,AVDD3B RVDD3	VDD	MHz fsys = 1 to 80 MHz fs = 30 to 34 kHz	with USB	3	-	3.45	٧
	PB4, PK2	V _{IL1}						
Low-level Input volt- age	PA0 to 7, PB0 to 6, PC0 to 7, PD0 to 7, PE0 to 7, PF0 to 7, PG0 to 7, PH0 to 7, PI0 to 7, PJ0 to 7, PJ0 to 7, PK1,3 to 4, PL0 to 7,PM0 to 2, PN0 to 5, RESET, NMI, MODE X1	V _{IL2}	2.7 V ≤ VDD ≤	3.6 V	-0.3	-	0.2 VDD	٧
	PK0, PM3	V _{IL3}						
High-level Input volt- age	PB4, PK2 PA0 to 7, PB0 to 6, PC0 to 7, PD0 to 7, PE0 to 7, PF0 to 7, PG0 to 7,PH0 to 7, PI0 to 7, PJ0 to 7, PK1,3 to 4, PL0 to 7,PM0 to 2, PN0 to 5, RESET, NMI, MODE X1 PK0, PM3	V _{IH1}	2.7 V ≤ VDD ≤	2.7 V ≤ VDD ≤ 3.6 V		-	VDD + 0.3	V
Low-level out	tput voltage	V _{OL}	I _{OL} = 2 mA		-	-	0.4	V
High-level ou	tput voltage	V_{OH}	I _{OH} = −2 mA		2.4	-	VDD	V
Input leakage	e current	I _{LI1}	0.0 ≤ V _{IN} ≤ VDI)	-	0.02	±5	
Output leaka	ge current	I _{LO}	0.2 ≤ V _{IN} ≤ VDI	0 -0.2	-	0.05	±10	μA
Pull-up resist	or at Reset	RRST		-	_	50	75	kΩ
Schmitt trigge	er input width	VTH1	2.7 V ≤ VDD ≤	3.6 V	0.3	0.6	-	V
Programmab	le pull-up/pull-down resistor	PKH		_	-	50	75	kΩ
	variation rate in operation	VRS	RVDD3 = DVDI	RVDD3 = DVDD3A		-	6	mV/μs
range		VFS	-		-	-	-18	
Pin capacitar	Pin capacitance (Except power supply pins)		fc = 1 MHz		-	-	10	pF
Low-level out	tput current	I _{OL1}	Per pin		-	-	2	mA
Low-level output current		ΣI _{OL}	Total, all ports		-	-	35	mA
High-level ou	Itput current	I _{OH1}	Per pin		-	-	-2	mA
		ΣI_{OH}	Total, all ports		-	-	-35	mA


Note 1: Ta = 25 °C, DVDD3A = DVDD3B = RVDD3 = AVDD3A = AVDD3B = 3.3 V, unless otherwise noted.

Note 2: The same voltage must be supplied to DVDD3A, DVDD3B, AVDD3B, AVDD3_DA and RVDD3.

Note 3: VRS(Rising), VFS(Falling) should be measured at a strict level against a characteristics.

2022/09/30 Page 1144





VRS = a / b, VFS = c / d

35.3 DC Electrical Characteristics (2/2)

DVDD3A = DVDD3B=RVDD3 = AVDD3A = AVDD3B = AVDD3_DA = 2.7 V to 3.6 V, Ta = -40 to 85 °C

Parameter	Symbol	Condition	Min.	Typ. (Note 1)	Max.	Unit
NORMAL (Note 2) Gear 1/1		f 00 MH-	-	60	88	
IDLE (Note 3)] ,	fsys = 80 MHz	-	43	72	mA
STOP1	IDD	-	-	1.0	18	
STOP2		-	_	18	110	μA

Note 1: Ta = 25 °C, DVDD3A = DVDD3B = AVDD3 = RVDD3 = 3.3, unless otherwise noted.

Note 2: Measurement condition of $I_{\mbox{\scriptsize DD}}$ NORMAL :

Execution program: Dhrystone V2.1 (built-in FLASH operation)

All peripheral functions stopped.

Note 3: Measurement condition of I_{DD} IDLE:

All peripheral functions stopped.

The currents flow through DVDD3A, DVDD3B, AVDD3 and RVDD3 are included in IDD.

2022/09/30 Page 1146



35.4 12-bit A/D Converter Electrical Characteristics

 $\label{eq:dvdd3} DVDD3A = RVDD3 = AVDD3B = 2.7 \ V \ to \ 3.6 \ V$ $DVSSA = AVSSA = AVSSB = VREFLA = VREFLB = 0V, \ Ta = -40 \ to \ 85 \ ^{\circ}C$

					(L) L) (V) (L)	LB OV, IG	
Para	meter	Symbol	Condition	Min.	Тур.	Max	Unit
Analog reference	e voltage (+)	VREFH	-	AVDD3-0.3	-	AVDD3	V
Analog input vol	tage	VAIN	-	VREFL	-	VREFH	V
Power supply	AD conversion		-	-	1.5	2.3	mA
current of ana- log reference voltage	Non-AD con- version	IREF	-	-	0.02	0.1	μΑ
Consumption cu	rrent		-	-	1.5	2.5	mA
INL error				-	5	6	
DNL error			AIN resistance ≤ 600 Ω	-	3	6	
Zero-scale error		_	AIN load capacitance ≥ 30 pF	-	3	6	
Full-scale error			Conversion time ≥ 1.0 µs	-	4	9	
Total error	Total error			-	7	9	
INL error				-	5	6	
DNL error			AIN resistance ≤ 600 kΩ	-	3	6	
Zero-scale error		_	AIN load capacitance ≥ 0.1µF	-	3	6	LSB
Full-scale error			Conversion time ≥ 1.0 µs	-	4	8	
Total error				-	7	8	
INL error				-	5	6	
DNL error			AIN resistance ≤ 5 kΩ	-	3	6	
Zero-scale error			AIN load capacitance ≥ 0.1µF	-	3	6	
Full-scale error	Full-scale error		Conversion time ≥ 1.0 µs	-	4	8	1
Total error				-	7	8	
Conversion time		Tconv	-	1.0	ı	10	μs

Note 1: 1LSB = (VREFH - VREFL)/4096 [V]

Note 2: This characteristics is shown in operating only ADC.

Page 1147 2022/09/30

35.5 10-bit D/A Converter Electrical Characteristics

10-bit D/A Converter Electrical Characteristics 35.5

DVDD3A = RVDD3 = AVDD3_DA = 2.7 V to 3.6 V DVSSA = AVSS_DA = 0V, Ta = -40 to 85 °C

Parameter	Symbol	Condition	Min.	Тур.	Max	Unit
Consumption current	IAVDD3_DA	-	-	350	550	μA
C-441:	T4		-	-	3	
Settling time	Tset	_	-	-	1(Note 2)	μs
Output current	IOUT	-	-	-	± 1000	μA
Output voltage range	VOUT	AVSS_DA = 0V	+ 0.3	_	AVDD3_DA - 0.3	V
Total error	TERR	-	-	-	2	LSB

- Note 1: Ensure that external capacity of output pins (DA0,DA1) are maximum 30pF per one channel.
- Note 2: The change margin is within ± 16LSB compared to immediate previous setting value.
- Note 3: 1LSB = (AVDD3_DA AVSS_DA)/1024 [V]
- Note 4: Relative accuracy is not guaranteed when two channels operate simultaneously.

2022/09/30 Page 1148



35.6 AC Electrical Characteristics

35.6.1 AC Measurement Condition

The AC characteristics data of this chapter is measured under the following conditions unless otherwise noted.

- Output levels: High = $0.8 \times DVDD3A$, $0.8 \times AVDD3A$
- Output levels: Low = $0.2 \times DVDD3A$, $0.2 \times AVDD3A$
- Input levels: Refer to low-level input voltage and high-level input voltage in "DC Electrical Characteristics".
- Load capacity: CL = 30pF

35.6.2 Serial Channel (SIO/UART)

35.6.2.1 I/O Interface Mode

In the table below, the letter x represents the SIO operation clock SCLK Clock Low width (input) cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function.

(1) SCLK input mode

[Data Input]

Doromotor	Cumphal	Equation		48 MHz		80 1	Unit	
Parameter	Symbol	Min.	Max	Min.	Max	Min.	Max	Unit
SCLK Clock High width (input)	t _{SCH}	4x	-	83.3	-	50	-	
SCLK Clock Low width (input)	t _{SCL}	4x	-	83.3	-	50	-	
SCLK cycle	t _{SCY}	t _{SCH} + t _{SCL}	-	166.6	-	100	-	
Valid Data Input ← SCLK rise or fall (Note 1)	t _{SRD}	30	1	30.0	1	30.0	ı	ns
SCLK rise or fall → Input Data hold (Note 1)	t _{HSR}	x + 30	- 1	50.8	1	42.5	1	

[Data Output]

Parameter	Cumphal	Equation	1	48	MHz	1 08	ИНz	Unit
Parameter	Symbol	Min.	Max	Min.	Max	Min.	Max	Unit
SCLK Clock High width (input)	t _{SCH}	4x	ı	107.5 (Note 3)	ı	82.5 (Note 3)	ı	
SCLK Clock Low width (input)	t _{SCL}	4x	1	107.5 (Note 3)	1	82.5 (Note 3)	ı	
SCLK cycle	tscy	t _{SCH} + t _{SCL}	-	215	-	165	-	ns
Output Data ← SCLK rise or fall (Note 1)	toss	t _{SCY} /2 - 3x- 45	- 1	0 (Note 2)	1	0 (Note 2)	ı	
SCLK rise or fall → Output Data hold (Note 1)	t _{OHS}	t _{SCY} /2	-	107.5	ı	82.5	ı	

Note 1: SCLK rise/fall : SCLK rise mode uses the rise timing of SCLK. SCLK fall mode uses the fall timing of SCLK.

Note 2: Use the frequency of SCLK in a range where the calculation value keeps positive.

35.6 AC Electrical Characteristics TMPM369FDFG/XBG


Note 3: The value indicates a minimum value that enables $t_{\mbox{\scriptsize OSS}}$ to be zero or more.

2022/09/30 Page 1150



(2) SCLK Output Mode

Danamatan	Completed	Equation	Equation		48 MHz		80 MHz		
Parameter	Symbol	Min.	Max	Min.	Max	Min.	Max	Unit	
SCLK cycle (programmable)	t _{SCY}	4x	-	83.2	-	50	-		
Output Data ← SCLK rise	toss	t _{SCY} /2 - 20	-	21.6	-	5	-		
SCLK rise → Output Data hold	t _{OHS}	t _{SCY} /2 - 20	-	21.6	-	5	-	ns	
Valid Data Input ← SCLK rise	t _{SRD}	45	-	45	-	45	-		
SCLK rise → Input Data hold	t _{HSR}	0	-	0	-	0	-		



35.6.3 Serial Bus Interface (I2C/SIO)

35.6.3.1 I2C Mode

In the table below, the letter x represents the I2C operation clock cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function. It varies depending on the programming of the clock gear function.


n denotes the value of n programmed into the SCK (SCL output frequency select) field in the SBIxCR.

Damanadan	Completed	Equ	ation	Standaı	rd Mode	Fast	Mode	Unit
Parameter	Symbol	Min.	Max	Min.	Max	Min.	Max	Unit
SCL Clock frequency	tscL	0	-	0	100	0	400	kHz
Hold time for START condition	t _{HD;} STA	-	ı	4.0	-	0.6	-	μs
SCL Low width (Input) (Note 1)	t _{LOW}	-	-	4.7	-	1.3	-	μs
SCL High width (Input) (Note 2)	t _{HIGH}	-	-	4.0	-	0.6	-	μs
Setup time for a repeated START condition	t _{SU; STA}	(Note 5)	-	4.7	-	0.6	-	μs
Data hold time (Input) (Note 3, 4)	t _{HD; DAT}	-	-	0.0	-	0.0	-	μs
Data setup time	t _{SU; DAT}	-	-	250	-	100	-	ns
Setup time for a STOP condition	t _{su; sто}	_	_	4.0	-	0.6	_	μs
Bus free time between stop condition and start condition	t _{BUF}	(Note 5)	-	4.7	-	1.3	-	μs

- Note 1: SCL clock Low width (output): $(2^{n-1} + 58)/x$
- Note 2: SCL clock High width (output): $(2^{n-1} + 14)/x$

On I2C-bus specification, maximum Speed of Standard Mode/fast mode is 100kHz/400khz. Internal SCL Frequency setting should comply with fsys and Note1 & Note2 shown above.

- Note 3: The output data hold time is equal to 4x of internal SCL.
- Note 4: The Philips I2C-bus specification states that a device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL. However, this SBI does not satisfy this requirement. Also, the output buffer for SCL does not incorporate slope control of the falling edges; therefore, the equipment manufacturer should design so that the input data hold time shown in the table is satisfied, including tr/tf of the SCL and SDA lines.
- Note 5: Software -dependent
- Note 6: The Philips I2C-bus specification instructs that if the power supply to a Fast-mode device is switched off, the SDA and SCL I/O pins must be floating so that they don't obstruct the bus lines. However, this SBI does not satisfy this requirement.



S: Start condition Sr: Re-start condition P: Stop condition

2022/09/30 Page 1152



35.6.3.2 Clock-Synchronous 8-bit SIO mode

In the table below, the letter x represents the I2C operation clock cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function.

(1) SCK input mode (SCK duty=50%)

[Data Input]

Parameter	Symbol	Equation		48 MHz		80 1	11-4	
Parameter		Min.	Max	Min.	Max	Min.	Max	Unit
SCK Clock High width (input)	t _{SCH}	4x	-	83.3	-	50	-	
SCK Clock Low width (input)	t _{SCL}	4x	-	83.3	-	50	-	
SCK cycle	t _{SCY}	t _{SCH} + t _{SCL}	-	166.6	-	100	ı	ns
Valid Data input ← SCK rise or	t _{SRD}	30 - x	-	9.2	ı	17.5	ı	
SCK rise → Input Data hold	t _{HSR}	2x + 30	-	71.7	ı	55.0	ı	

[Data Output]

Developed	Complete al	Equation	1	48 I	ИНz	80 1	MHz	1.1:4
Parameter	Symbol	Min.	Max	Min.	Max	Min.	Max	Unit
SCK Clock High width (input)	t _{SCH}	4x	-	107.5 (Note1)	-	82.5 (Note1)	-	
SCK Clock Low width (input)	t _{SCL}	4x	1	107.5 (Note1)	1	82.5 (Note1)	1	
SCK cycle	t _{SCY}	t _{SCH} + t _{SCL}	1	215	-	165	-	ns
Output Data ← SCK rise	t _{OSS}	t _{SCY} /2 - 3x - 45	1	0 (Note2)	1	0 (Note2)	ı	
SCK rise → Output Data hold	t _{онs}	t _{SCY} /2 + x	-	128.3	-	95	_	


Note 1: The value indicates a minimum value that enables $t_{\mbox{\scriptsize OSS}}$ to be zero or more.

Note 2: Keep this value positive by adjusting SCK cycle.

(2) SCK output mode (for an SCK signal with a 50% duty cycle)

Parameter	0	Equation		48	MHz	80 1	MHz	1114
Parameter	Symbol	Min.	Max	Min.	Max	Min.	Max	Unit
SCK cycle (programmable)	tscy	16x	-	333.3	-	200	-	
Output Data ← SCK rise	toss	t _{SCY} /2 - 20	-	146.6	-	80	-	
SCK rise → Output Data hold	t _{OHS}	t _{SCY} /2 - 20	-	146.6	-	80	-	ns
Valid Data input ← SCK rise	t _{SRD}	x + 45	-	65.8	-	57.5	-	
SCK rise → Input Data hold	t _{HSR}	0	-	0	-	0	-	

Page 1153 2022/09/30



2022/09/30 Page 1154



35.6.4 Synchronous Serial Interface (SSP)

35.6.4.1 AC Measurement Condition

The letter "T" used in the equations in the table represents the period of internal bus frequency (fsys).

- Output levels : High = $0.7 \times DVDD3A$, Low = $0.3 \times DVDD3A$
- Input levels: High = $0.9 \times DVDD3A$, Low = $0.1 \times DVDD3A$
- Load capacitanceCL=30pF

Note: The "Equation" column in the table shows the specifications under the conditions DVDD3A = 2.7V to 3.6V.

10MHz type@ch0/1

Davameter	Symbol	Equati	on	fsys=48MHz	fsys=80MHz	Unit
Parameter	Symbol	Min.	Max	(m=6,n=16)	(m=8, n=24)	Unit
SPxCLK cycle (master)	T _m	(m)T At least 100ns or more	-	125 (8MHz)	100 (10MHz)	
SPxCLK cycle (slave)	T _s	(n)T At least 300ns or more	-	333 (3MHz)	300 (3.3MHz)	
SPxCLK rise up time	t _r	-	15	15	15	
SPxCLK fall down time	t _f	-	15	15	15	
Master mode: SPxCLK Low-level pulse width	t _{WLM}	(m)T/2 - 15	-	47.5	35	
Master mode: SPxCLK high level pulse width	t _{WHM}	(m)T/2 - 15	-	47.5	35	
Slave mode: SPxCLK Low-level pulse width	t _{WLS}	(n)T/2 - 15	-	151.7	135	
Slave mode: SPxCLK high level pulse width	t _{WHS}	(n)T/2 - 15	-	151.7	135	
Master mode: SPxCLK rise/fall to output data valid	t _{ODSM}	-	15	15	15	
Master mode: SPxCLK rise/fall to output data hold	t _{ODHM}	(m)T/2 - 15	-	47.5	35	ns
Master mode: Input data valid to SPxCLK rise/fall	t _{IDSM}	30	_	30	30	
Master mode: SPxCLK rise/fall to input data hold	t _{IDHM}	0	-	0	0	
Master mode: SPxFSS valid to SPxCLK rise/fall	t _{OFSM}	(m)T - 15	(m)T + 15	110-140	85 - 115	
Slave mode: SPxCLK rise/fall to output data valid delay time	t _{ODSS}	_	(3T) + 40	102.5	77.5	
Slave mode: SPxCLK rise/fall (Output data hold)	todhs	(n)T/2 + (2T)	-	208.3	175	
Slave mode: Input data valid to SPxCLK rise/fall	t _{IDSS}	10	_	10	10	
Slave mode: SPxCLK rise/fall to input data hold	t _{IDHS}	(3T) + 15	-	77.5	52.5	
Slave mode: SPxFSS valid to SPxCLK rise/fall	torss	(n)T + 10	_	343.3	310	

35.6 AC Electrical Characteristics

20MHz type@ch2

Parameter	Symbol	Equati	on	fsys=48MHz	fsys=80MHz	Unit
ralametel	Syllibol	Min.	Max	(m=4,n=12)	(m=4, n=12)	Offic
SPxCLK cycle (master)	T _m	(m)T At least 50ns or more	ı	83.3 (12MHz)	50 (20MHz)	
SPxCLK cycle (slave)	T _s	(n)T At least 150ns or more	1	250 (4MHz)	150 (6.6MHz)	
SPxCLK rise up time	t _r	-	10	10	10	
SPxCLK fall down time	t _f	-	10	10	10	
Master mode: SPxCLK Low-level pulse width	t _{WLM}	(m)T/2 - 10	-	31.6	15	
Master mode: SPxCLK high level pulse width	t _{WHM}	(m)T/2 - 10	-	31.6	15	
Slave mode: SPxCLK Low-level pulse width	t _{WLS}	(n)T/2 - 10	ı	115	65	
Slave mode: SPxCLK high level pulse width	t _{WHS}	(n)T/2 - 10	ı	115	65	
Master mode: SPxCLK rise/fall to output data valid	t _{ODSM}	_	10	10	10	
Master mode: SPxCLK rise/fall to output data hold	t _{ODHM}	(m)T/2 - 10	ı	31.6	15	ns
Master mode: Input data valid to SPxCLK rise/fall	t _{IDSM}	15	ı	15	15	
Master mode: SPxCLK rise/fall to input data hold	t _{IDHM}	0	ı	0	0	
Master mode: SPxFSS valid to SPxCLK rise/fall	t _{OFSM}	(m)T - 15	(m)T + 15	68 to 98	35 to 65	
Slave mode: SPxCLK rise/fall to output data valid delay time	t _{ODSS}	_	(3T) + 30	92.5	67.5	
Slave mode: SPxCLK rise/fall (Output data hold)	t _{ODHS}	(n)T/2 + (2T)	-	166.6	100	
Slave mode: Input data valid to SPxCLK rise/fall	t _{IDSS}	10	-	10	10	
Slave mode: SPxCLK rise/fall to input data hold	t _{IDHS}	(3T) + 15	-	77.5	52.5	
Slave mode: SPxFSS valid to SPxCLK rise/fall	t _{OFSS}	(n)T + 10	-	260	160	

Note: Baud rate clock is set under below condition:

• <u>Master mode:</u>

$$m = (<\!\!\mathrm{CPSDVSR}\!\!> \times (1 + <\!\!\mathrm{SCR}\!\!>)) = fsys/f_{SPxCLK}$$

<CPSDVR>is set only even number and "m" must set between the range of $65024 \ge m \ge 2$.

· Slave mode


$$n = fsys/f_{SPxCLK} (65024 \ge n \ge 12)$$

Page 1156 2022/09/30




35.6.4.2 SSP SPI mode (Master)

- fsys $\geq 2 \times f_{SPxCLK}$ (Maximum)
- $fsys \le 65024 \times f_{SPxCLK}$ (Minimum)
- (1) Master SSPCR0<SPH>="0" (Data is latched on the first edge.)




(2) Master SSPCR0<SPH>="1" (Data is latched on the second edge)



35.6.4.3 SSP SPI mode (Slave)

- fsys $\geq 12 \times f_{SPxCLK}$ (Maximum)
- fsys \leq 65024 × f_{SPxCLK} (Minimum)


(3) Slave SSPCR0<SPH>="0" (Data is latched on the first edge.)



(4) Slave SSPCR0<SPH>="1" (Data is latched on the second edge.)

2022/09/30 Page 1158





Page 1159 2022/09/30

35.6.5 **Event Counter**

In the table below, the letter x represents the TMRB operation clock cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function.

TMPM369FDFG/XBG

Deremeter	Symbol -	Equation		48 MHz		80 MHz		Unit
Parameter		Min.	Max	Min.	Max	Min.	Max	Unit
Clock low pulse width	t _{VCKL}	2x + 100	-	141.7	-	125	-	ns
Clock high pulse width	t _{VCKH}	2x + 100	-	141.7	-	125	-	ns

35.6.6 Capture

In the table below, the letter x represents the TMRB operation clock cycle time which is identical to the fsys cycle time. It varies depending on the programming of the clock gear function.

Danamatan	Symbol	Equation		48 MHz		80 MHz		1.1
Parameter		Min.	Max	Min.	Max	Min.	Max	Unit
Low pulse width	t _{CPL}	2x + 100	-	141.7	-	125	-	ns
High pulse width	t _{CPH}	2x + 100	-	141.7	-	125	-	ns

35.6.7 **External Interrupt**

In the table below, the letter x represents the fsys cycle time.

1. Except STOP1and STOP2 release interrupts

Damantan		Equation		48 MHz		80 MHz		1.1-24
Parameter	Symbol	Min.	Max	Min.	Max	Min.	Max	Unit
INT0 to F low-level pulse width	t _{INTAL}	x + 100	-	120.8	-	112.5	-	ns
INT0 to F high-level pulse width	t _{INTAH}	x + 100	-	120.8	-	112.5	-	ns

2. STOP1 release interrupts

Parameter	Symbol	Min.	Max	Unit
NMI, INT0 to B,D low-level pulse width	t _{INTBL}	100	-	
INT0 to B,D high-level pulse width	t _{INTBH}	100	-	μs

3. STOP2 release interrupts

Parameter	Symbol	Min.	Max	Unit
NMI, INT0 to B,D low-level pulse width	t _{INTCL}	1	-	
INT0 to B,D high-level pulse width	t _{INTCH}	1	-	ms

2022/09/30 Page 1160




35.6.8 NMI

Parameter	Symbol	Min.	Max	Unit
NIM Low-level pulse width	t _{INTCL}	100	-	ns

35.6.9 SCOUT

Deremeter	Symbol	Equation		48 MHz		80 MHz		1.1
Parameter		Min.	Max	Min.	Max	Min.	Max	Unit
High-level pulse width	t _{SCH}	0.5T - 5	-	5.4	-	1.25	-	ns
Low-level pulse width	t _{SCL}	0.5T - 5	-	5.4	-	1.25	-	ns

Note:In the above table, the letter T represents the cycle time of the SCOUT output clock.



35.6 AC Electrical Characteristics

35.6.10 ADC and DAC trigger Input

Devemeter	Symbol	Formula		48MHz		80MHz		Unit
Parameter		Min.	Max	Min.	Max	Min.	Max	Offic
Low-level pulse width	T _{ADL}	2/fsys + 20	-	62	-	45	-	
High-level pulse interval	T _{ADH}	2/fsys + 20	-	62	_	45	-	ns

USB Timing (Full-speed) 35.6.11

DVDD3B = 3.0 V to 3.45 V@ fusbclk = 48MHz

Parameter	Symbol	Min.	Max	Unit
USB-DDP, USB-DDM Supply rise time	t _R	4	20	
USB-DDP, USB-DDM Supply withdraw time	t _F	4	20	ns
Data Line crossover voltage	V _{CRS}	1.3	2.0	٧



2022/09/30 Page 1162



35.6.12 External Bus Interface AC Characteristics

35.6.12.1 AC Measurement Condition

• DVDD3A=2.7 to 3.6V

• Output levels: High = $0.7 \times DVDD3A$, Low = $0.3 \times DVDD3A$

• Input levels: High = $0.7 \times DVDD3A$, Low = $0.3 \times DVDD3A$

• Load capacitance: CL = 30pF

35.6.12.2 Separate Bus Mode

Conditional variable: RWS = 1, TW = 2, RWH = 1, CSH =1 @tsys=tcyc=20.8ns

RWS = 1, TW = 3, RWH = 1, CSH =1 @tsys=tcyc=12.5ns


- RWS : Number of setup cycle insertion before \overline{RD} , \overline{WR} asserted (TW = 0, 1, 2, 4)
- TW: Number of internal wait insertion (TW = 0 to 15)
- RWH: Number of \overline{RD} , \overline{WR} hold cycle insertion (RWH = 0 to 6 or 8)
- CSH: Number of \overline{CSx} hold cycle insertion (CSH = 0, 1, 2 or 4)


DVDD3A = 2.7V to 3.6V

Damanatan	O	Ec	quation	481	ИHz	801	ЛHz	11-4
Parameter	Symbol	Min.	Max	Min.	Max	Min.	Max	Unit
System clock period (x)	t _{SYS}	х	-	20.8	-	12.5	ı	
External bus clock (EXBCLK)	t _{CYC}	х	-	20.8	-	12.5	ı	
A[23:0] valid to \overline{RD} , \overline{WR} asserted	t _{AC}	x (1+RWS)−15	-	26.6	-	10	1	
RD, WR asserted to A[23:0] negated	t _{CAR}	x (1+RWH+CSH)-10	-	31.6	-	27.5	ı	
A[23:0] valid to D[15:0] data in	t _{AD}	-	x (2+RWS+TW)-45	-	59.1	-	30	
RD asserted to D[15:0] data in	t _{RD}	-	x (1+TW)−35	-	27.5	-	15	ns
RD Low-level pulse width	t _{RR}	x (1+TW)−12	-	50.4	-	38	-	
RD hold after D[15:0] negated	t _{HR}	0	-	0	-	0	-	
RD negated to next A[23:0] output	t _{RAE}	x (1+RWH+CSH)-15	-	47.4	-	22.5	1	
WR Low-level pulse width	t _{WW}	x (1+TW)−15	-	26.6	-	35	ı	
D[15:0] valid to WR negated	t _{DW}	x (1+TW)−15	-	26.6	-	35	-	
WR hold after D[15:0] negated	t _{WD}	x (1+RWH)−10	-	31.6	-	15	-	

1. Read cycle timing (minimum bus cycle)


(Neither Cycle expander, RD setup, Internal wait, CS recovery nor RD recovery function are used.)





2. Read cycle timing (1 bus cycle per 6 clock)

(RD setup, Internal wait, CS recovery and RD recovery function are set to 1 cycle though Cycle expander function is not used.)




Page 1164 2022/09/30




3. Write cycle timing (minimum bus cycle)

(Neither Cycle expander, WR setup, Internal wait, CS recovery nor WR recovery function are used.)



4. Write cycle timing (1 bus cycle per 6 clock)

(WR setup, Internal wait, CS recovery and WR recovery function are set to 1 cycle though Cycle expander function is not used.)



Page 1165 2022/09/30

35.6.12.3 Multiplex Bus mode

Conditional variable : ALE = 1, RWS = 1, TW = 2, RWH = 1, CSH =1 @tsys=tcyc=20.8ns ALE = 1, RWS = 1, TW = 3, RWH = 1, CSH =1 @tsys=tcyc=12.5ns

- ALE : Conditional variable (ALE = 1 + n; n = 0, 1, 2, 4)
- RWS: Number of setup cycle insertion before \overline{RD} , \overline{WR} asserted (TW = 0, 1, 2 or 4)
- TW : Number of internal wait insertion (TW = 0 to 15)
- RWH: Number of \overline{RD} , \overline{WR} hold cycle insertion (RWH = 0 to 6 or 8)
- CSH : Number of \overline{CSx} hold cycle insertion (CSH = 0, 1, 2 or 4)

DVDD3A = 3.6V to 2.7V


Danamata	Sym-	E	quation	481	ИНz	808	ИHz	Unit
Parameter	bol	Min.	Max	Min.	Max	Min.	Max	Unit
System clock period (x)	t _{SYS}	x	-	20.8	-	12.5	-	
External bus clock (EXBCLK)	t _{CYC}	х	-	20.8	-	12.5	-	
A[23:0] valid to ALE low	t _{AL}	x (1+ALE)-15	-	26.6	-	10	-	
ALE hold after A[23:0] hold	t _{LA}	x (1+RWS)-7	-	34.6	-	18	-	
ALE width high	t _{LL}	x (1+ALE)-15	-	26.6	-	10	-	
ALE low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ asserted	t _{LC}	x (1+RWS)-7	-	34.6	-	18	-	
RD or WR negated to ALE high	t _{CL}	x (1+RWH+CSH)-15	-	47.5	-	22.5	-	
RD or WR negated to A[23:16] hold	t _{CAR}	x (1+RWH+CSH)-15	-	47.5	-	22.5	-	
A[15:0] valid to D[15:0] input A[23:16] valid to D[15:0] input	t _{ADL} t _{ADH}	-	x(3+ALE+RWS+TW)-45	-	100. 8	-	55	ns
A[15:0] valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ asserted A[23:16] valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ asserted	t _{ACL}	x (2+ALE+RWS)-19	-	64.3	-	31	-	
RD asserted to D[15:0] data in	t _{RD}	_	x (1+TW)-35	-	27.5	-	15	
RD width low	t _{RR}	x (1+TW)-12	-	50.4	-	38	-	
RD negated to D[15:0] hold	t _{HR}	0	-	0	-	0	-	
RD negated to A[23:0] output	t _{RAE}	x (1+RWH+CSH)-15	-	47.4	-	22.5	-	
WR width low	t _{WW}	x (1+TW)-15	-	47.4	_	35	-	
D[15:0] valid to WR negated	t _{DW}	x (1+TW)-15	-	47.4	_	35	-	
WR negated to D[15:0] hold	t _{WD}	x (1+RWH)-10	-	31.6	-	15	-	

2022/09/30 Page 1166



1. Read cycle timing (minimum cycle)


(Neither Cycle expander, ALE wait, RD setup, Internal wait, CS recovery nor RD recovery function are used.)



Page 1167 2022/09/30

2. Read cycle timing (1 bus cycle per 8 clock)

(ALE wait, RD setup, Internal wait, CS recovery and RD recovery function are set to 1 cycle though Cycle expander function is not used.)




Page 1168 2022/09/30




3. Read cycle timing (1 bus cycle per 9 clock)

(ALE wait, RD setup, Internal wait, CS recovery and RD recovery function are set to 1 cycle though Cycle expander function is set double.)



4. Write cycle timing (minimum bus cycle)

(Neither Cycle expander, ALE wait, WR setup, Internal wait, CS recovery nor WR recovery function are used.)




Page 1170 2022/09/30



5. Write cycle timing (1 bus cycle per 8 clock)

(ALE wait, WR setup, Internal wait, CS recovery and WR recovery function are set to 1 cycle though Cycle expander function is not used.)



35.6.13 **EtherMAC**

35.6.13.1 **AC Measurement Condition**

The letter "T" used in the equations in the table represents the period of half internal bus frequency (fsys).

• Output levels: High = $0.7 \times DVDD3A$, $0.3 \times DVDD3A$

• Input levels: Low = $0.7 \times DVDD3A$, $0.3 \times DVDD3A$

• Load capacitance: CL = 40pF


Note: The "Equation" column in the table shows the specifications under the conditions DVDD3A = 2.7V to 3.6V.

35.6.13.2 Ether MAC

Parameter	Symbol	Min.	Max.	Unit
EM_TXCLK cycle time	t _{TCLK}	40	-	
EM_TXEN output delay time	t _{TED}	1	18	
EM_TXD[3:0] output delay time	t _{TXD}	1	20	
EM_CRS setup time	t _{CSS}	10	-	
EM_CRS hold time	t _{CSH}	10	-	
EM_COL setup time	t _{CLS}	10	-	
EM_COL hold time	t _{CLH}	10	-	
EM_RXCLK cycle time	t _{RCLK}	40	-	
EM_RXDV setup time	t _{RDS}	10	-	nS
EM_RXDV hold time	t _{RDH}	10	-	ns
EM_RXD[3:0] setup time	t _{RXS}	10	-	
EM_RXD[3:0] hold time	t _{RXH}	10	-	
EM_RXER setup time	t _{RES}	10	-	
EM_RXER hold time	t _{REH}	10	-	
EM_MDIO input setup time	t _{MIS}	10	_	
EM_MDIO input hold time	t _{MIH}	10	_	
EM_MDIO output data hold time	t _{MOH}	5	_	
EM_MAGICP output delay time	t _{MPD}	1	20	

2022/09/30 Page 1172





Debug Communication 35.6.14

35.6.14.1 **AC Measurement Condition**

Output levels: High = $0.8 \times DVDD3A$, Low = $0.2 \times DVDD3A$

Input levels: Low = $0.8 \times DVDD3A$, Low = $0.2 \times DVDD3A$


Load capacitance: CL = 30pF

35.6.14.2 SWD Interface

Parameter	Symbol	Min.	Max	Unit
CLK cycle	T _{dck}	100	-	
CLK rise → Output data hold	T _{d1}	4	-	
CLK rise \rightarrow to output data valid	T _{d2}	-	30	ns
Input data valid → CLK rise	T _{ds}	20	-	
CLK rise → Input data hold	T _{dh}	15	_	

35.6.14.3 JTAG Interface

Parameter	Symbol	Min.	Max	Unit
CLK cycle	T _{dck}	100	ı	
CLK fall→ Output data hold	T _{d3}	4	-	
CLK fall→ to output data valid	T _{d4}	-	50	ns
Input data valid → CLK rise	T _{ds}	20	-	
CLK rise → Input data hold	T _{dh}	15	ı	



Page 1174 2022/09/30



35.6.15 ETM Trace

35.6.15.1 AC Measurement Condition


• Output levels: High = $0.5 \times DVDD3A$, Low = $0.5 \times AVDD3A$

• Input levels: High = $0.8 \times DVDD3A$, Low = $0.2 \times AVDD3A$

• Load capacity: CL = 30pF

35.6.15.2 ETM Trace

Parameter	Symbol	Min.	Max	Unit
TRACECLK cycle	t _{tclk}	25	_	
TRACEDATA valid ← TRACECLK rise	t _{setupr}	2	-	
TRACECLK rise → TRACEDATA hold	t _{holdr}	1	-	ns
TRACEDATA valid ← TRACECLK fall	t _{setupf}	2	-	
TRACECLK fall→ TRACEDATA hold	t _{holdf}	1	-	



35.6.16 On-chip Oscillator Characteristic

Parameter	Symbol	Condition	Min.	Тур.	Max	Unit
Oscillation frequency	IHOSC	Ta = -40 to 85°C	9.7	10.0	10.3	MHz

Note: Do not use an on-chip oscillator as a system clock (fsys) when high-accuracy oscillation frequency is required.

35.6.17 External Oscillator


Parameter	Symbol	Condition	Min.	Тур.	Max	Unit
High-frequency oscillation	EHOSC	Ta = -40 to 85°C	8	-	16	MHz

Page 1175 2022/09/30

35.6 AC Electrical Characteristics


35.6.18 External Clock Input

Parameter	Symbol	Min.	Тур.	Max	Unit
External clock frequency	t _{ehcin}	8	-	16	MHz
External clock duty	-	-	50	-	%
External clock input rise time	t _r	-	-	10	ns
External clock input fall time	t _f	-	-	10	ns



USB External Clock Input 35.6.19

Parameter	Symbol	Min.	Тур.	Max	Unit
External clock frequency	t _{USB_ECLK}	8	-	48	MHz
External clock duty	-	-	50	-	%
External clock input rise time	t _r	-	-	4	ns
External clock input fall time	t _f	-	-	4	ns



35.6.20 Flash Characteristic

Parameter	Condition	Min.	Тур.	Max	Unit
Guaranteed num- ber of Flash memo- ry programming	Ta = 0 to 70°C	ı	ı	100	times

2022/09/30 Page 1176



35.7 Recommended Oscillation Circuit




Figure 35-1 High-frequency oscillation connection




Figure 35-2 Low-frequency oscillation connection

Note: To obtain a stable oscillation, load capacity and the position of the oscillator must be configured properly. Since these factors are strongly affected by substrate patterns, please evaluate oscillation stability using the substrate you use.

The TMPM369FDFG/XBG has been evaluated by the oscillator vender below. Please refer this information when select-ing external parts

35.7.1 Ceramic Oscillator

The TMPM369FDFG/XBG recommends the high-frequency oscillator by Murata Manufacturing Co., Ltd. Please refer to the company's website for details.

35.7.2 Crystal Oscillation

The TMPM369FDFG/XBG recommends the low-frequency oscillator by KYOCERA Corporation. Please refer to the company's website for details.

Page 1177 2022/09/30

35.7.3 Precautions for designing printed circuit board


Be sure to design printed circuit board patterns that connect a crystal unit with other oscillation elements so that the length of such patterns become shortest possible to prevent deterioration of characteristics due to stray capacitances and wiring inductance. For multi-layer circuit boards, it is important not to wire the ground and other signal patterns right beneath the oscillation circuit. For more information, please refer to the URL of the oscillator vendor.


2022/09/30 Page 1178




36. Package Dimensions

LQFP144-P-2020-0.50E Unit: mm








Page 1179 2022/09/30

Unit: mm



2022/09/30 Page 1180



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical
 equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to
 control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/