

DS160PR412 PCIe® 4.0 16 Gbps 4-channel Linear Redriver with Integrated 1:2 Demux

1 Features

- Quad channel PCIe 4.0 linear redriver or repeater with integrated 1:2 demux
- Protocol agnostic linear redriver compatible to UPI, DisplayPort, SAS, SATA, XFI
- Single 3.3 V supply rail
- Low 120 mW /channel active power
- No heat sink required
- Provides equalization up to 17 dB at 8 GHz to handle up to 42 dB of PCIe 4.0 channels
- Excellent differential return loss of -13 dB input and -15 dB output
- Low additive random jitter of 70 fs with PRBS data
- Low latency of 80 ps
- Automatic receiver detection and seamless support for PCIe link training
- Device configuration by pin control or SMBus / I²C.
- Mux / Demux selection through pin
- -40°C to 85°C industrial temperature range
- 3.5 mm x 9 mm 42 Pin 0.5 mm pitch WQFN package

2 Applications

- Desktop PC/motherboard
- Rack server
- Microserver & tower server
- High performance computing
- Hardware accelerator
- Network attached storage
- Storage area network (SAN) & host bus adapter (HBA) card
- Network interface card (NIC)

3 Description

The DS160PR412 is four channel linear redrivers with integrated demultiplexer (demux). The low-power high-performance linear redriver is designed to support PCIe 4.0 and other interfaces.


The DS160PR412 receivers deploy continuous time linear equalizers (CTLE) to provide a high-frequency boost. The equalizer can open an input eye that is completely closed due to inter-symbol interference (ISI) induced by an interconnect medium, such as PCB traces and cables. The linear redriver along with the passive channel as a whole get link trained for best transmit and receive equalization settings resulting in best electrical link and lowest possible latency. Low channel-channel cross-talk, low additive jitter and excellent return loss allows the device to become almost a passive element in the link. The devices has internal linear voltage regulator to provide clean power supply for high speed data paths that provides high immunity to any supply noise on the board.

The DS160PR412 implements high speed testing production for reliable high manufacturing. The device also has low AC and DC gain variation providing consistent equalization in high volume platform deployment.

Device Information (1)

_^	20100 1110111141011							
PART NUMBER	PACKAGE	BODY SIZE (NOM)						
DS160PR412	WQFN (42)	3.5 mm x 9 mm						

For all available packages, see the orderable addendum at the end of the data sheet.



Application Use Case



Table of Contents

1 Features	7.4 Device Functional Modes16
2 Applications 1	7.5 Programming16
3 Description1	8 Application and Implementation18
4 Revision History2	8.1 Application Information
5 Pin Configuration and Functions3	8.2 Typical Applications18
6 Specifications6	9 Power Supply Recommendations23
6.1 Absolute Maximum Ratings6	10 Layout24
6.2 ESD Ratings 6	10.1 Layout Guidelines24
6.3 Recommended Operating Conditions6	11 Layout Example25
6.4 Thermal Information7	12 Device and Documentation Support27
6.5 DC Electrical Characteristics7	12.1 Receiving Notification of Documentation Updates27
6.6 High Speed Electrical Characteristics8	12.2 Support Resources27
6.7 SMBUS/I2C Timing Charateristics9	12.3 Trademarks27
6.8 Typical Characteristics11	12.4 Electrostatic Discharge Caution27
7 Detailed Description14	12.5 Glossary27
7.1 Overview14	13 Mechanical, Packaging, and Orderable
7.2 Functional Block Diagram14	Information28
7.3 Feature Description14	

4 Revision HistoryNOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2020	*	Advance Info.



5 Pin Configuration and Functions




Figure 5-1. RUA Package 42-Pin WQFN Top View

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
MODE	41	I, 4-level	Sets device control configuration modes. 4-level IO pin as defined in Table 7-3. The pin can be exercised at device power up or in normal operation mode. L0: Pin Mode – device control configuration is done solely by strap pins. L1 or L2: SMBus/I ² C Slave Mode – device control configuration is done by an external controller with SMBus/I ² C master. This pin along with ADDR pin sets devices slave address. L3 (Float): RESERVED – TI internal test mode.			



Table 5-1. Pin Functions (continued)

PI	N	Table 5-	1. Pin Functions (continued)
NAME	NO.	I/O	DESCRIPTION
EQ0 /ADDR	40	I, 4-level	In Pin Mode:
EQ1	20	I, 4-level	The EQ0 and EQ1 pins sets receiver linear equalization CTLE (AC gain) for all channels according to Table 7-1. These pins are sampled at device power-up only. In SMBus/I ² C Mode: The ADDR pin in conjunction with MODE pin sets SMBus / I ² C slave address according to Table 7-4. The pin is sampled at device power-up only.
GAIN /SDA	1	I, 4-level / IO	In Pin Mode: DC gain (broadbad gain including high frequency) from the input to the output of the device for all channels. Note the device also provides AC (high frequency) gain in the form of equalization controlled by EQ pins or SMBus/l ² C registers. In SMBus/l ² C Mode: 3.3 V SMBus/l ² C data. External pullup resistor such as 4.7 k Ω required for operation.
GND	EP, 6, 9, 16, 21, 30, 39	Р	Ground reference for the device. EP: the Exposed Pad at the bottom of the QFN package. It is used as the GND return for the device. The EP should be connected to ground plane(s) through low resistance path. A via array provides a low impedance path to GND. The EP also improves thermal dissipation.
RSVD	19	0	TI internal test pin. Keep no connect.
PD	18	I, 3.3-V LVCMOS	2-level logic controlling the operating state of the redriver. Active in both Pin Mode and SMBus/I²C Mode . The pin is used part of PCIe RX_DET state machine as outlined in Table 7-2. High: Power down for all channels Low: Power up, normal operation for all channels
RX_DET /SCL	42	I, 4-level / IO	In Pin Mode: Sets receiver detect state machine options according to Table 7-2. The pin is sampled at device power-up only. In SMBus/I ² C Mode: 3.3 V SMBus/I ² C clock. External pullup resistor such as 4.7 kΩ required for operation.
RX0N	4	I	Inverting differential RX inputs. Channel 0.
RX0P	3	I	Noninverting differential RX inputs. Channel 0.
RX1N	8	I	Inverting differential RX inputs. Channel 1.
RX1P	7	I	Noninverting differential RX inputs. Channel 0.
RX2N	11	I	Inverting differential RX inputs. Channel 2.
RX2P	10	I	Noninverting differential RX inputs. Channel 2.
RX3N	15	I	Inverting differential RX inputs. Channel 3.
RX3P	14	I	Noninverting differential RX inputs. Channel 3.
SEL	17	I, 3.3 V LVCMOS	Selects the mux path. Active in both Pin Mode and SMBus/I²C Mode . Note the SEL pin must be exercised in system implementations for mux selection between Port A vs Port B. The pin is used part of PCIe RX_DET state machine as outlined in Table 7-2. L: Port A selected. H: Port B selected.
TXA0N	37	0	Inverting differential TX output – Port A, Channel 0.
TXA0P	38	0	Non-inverting differential TX output – Port A, Channel 0.
TXA1N	33	0	Inverting differential TX output – Port A, Channel 1.
TXA1P	34	0	Non-inverting differential TX output – Port A, Channel 1.
TXA2N	28	0	Inverting differential TX output – Port A, Channel 2.
TXA2P	29	0	Non-inverting differential TX output – Port A, Channel 2.
TXA3N	24	0	Inverting differential TX output – Port A, Channel 3.
TXA3P	25	0	Non-inverting differential TX output – Port A, Channel 3.
TXB0N	35	0	Inverting differential TX output – Port B, Channel 0.



Table 5-1. Pin Functions (continued)

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
TXB0P	36	0	Non-inverting differential TX output – Port B, Channel 0.	
TXB1N	31	0	Inverting differential TX output – Port B, Channel 1.	
TXB1P	32	0	Non-inverting differential TX output – Port B, Channel 1.	
TXB2N	26	0	Inverting differential TX output – Port B, Channel 2.	
TXB2P	27	0	Non-inverting differential TX output – Port B, Channel 2.	
TXB3N	22	0	Inverting differential TX output – Port B, Channel 3.	
TXB3P	23	0	Non-inverting differential TX output – Port B, Channel 3.	
VCC	5, 13	Р	Power supply, VCC = 3.3 V ± 10%. The VCC pins on this device should be connected through a low-resistance path to the board VCC plane.	
VREG1	2	Р	Internal regulator output. Must add decoupling capacitor of 0.22 µF near the pin. Do not route the pin beyond the decoupling capacitor. Do not connect to VREG2. Do not use as a power supply for any other component on the board.	
VREG2	12	Р	Internal regulator output. Must add decoupling caps of 0.22 µF near the pin. Do not route the pin beyond the decoupling capacitor. Do not connect to VREG1. Do not use as a power supply for any other component on the board.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VCC _{ABSMAX}	Supply Voltage (VCC)	-0.5	4.0	V
VIO _{CMOS,ABSMAX}	3.3 V LVCMOS and Open Drain I/O voltage	-0.5	4.0	V
VIO _{4LVL,ABSMAX}	4-level Input I/O voltage	-0.5	2.75	V
VIO _{HS-RX,ABSMAX}	High-speed I/O voltage (RXnP, RXnN)	-0.5	3.2	V
VIO _{HS-TX,ABSMAX}	High-speed I/O voltage (TXnP, TXnN)	-0.5	2.75	V
T _{J,ABSMAX}	Junction temperature		150	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2 kV
may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
vcc	Supply voltage, VCC to GND	DC plus AC power should not exceed these limits	3.0	3.3	3.6	V
		DC to <50 Hz, sinusoidal			250	mVpp
NI NI	Supply noise tolerance ¹	50 Hz to 500 kHz, sinusoidal			100	mVpp
N _{VCC}	Supply hoise tolerance	500 kHz to 2.5 MHz, sinusoidal			33	mVpp
		>2.5 MHz, sinusoidal			10	mVpp
T _{RampVCC}	VCC supply ramp time	From 0 V to 3.0 V	0.150		100	ms
TJ	Operating junction temperature		-40		125	°C
T _A	Operating ambient temperature		-40		85	°C
PW _{LVCMOS}	Minimum pulse width required for the device to detect a valid signal on LVCMOS inputs	PD, SEL	200			uS
VCC _{SMBUS}	SMBus/I ² C SDA and SCL Open Drain Termination Voltage	Supply voltage for open drain pull-up resistor			3.6	V
F _{SMBus}	SMBus/I ² C clock (SCL) frequency in SMBus slave mode		10		400	kHz
VID _{LAUNCH}	Source differential launch amplitude		800		1200	mVpp

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		UNIT
		RUA, 42 Pins	
$R_{ heta JA ext{-High}}$ κ	Junction-to-ambient thermal resistance	26.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	14.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

6.5 DC Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power					•	
DOWED	A ative was a para a barranal	GAIN1/0 = L3		120		mW
POWER _{CH}	Active power per channel	GAIN1/0 = L0		110		mW
I _{ACTIVE}	Device current consumption when four channels are active	GAIN1/0 = L3, PD = L		145	190	mA
I _{STBY}	Device current consumption in standby power mode	All channels disabled (PD = H)		30	45	mA
V _{REG}	Internal regulator output			2.5		V
Control IO						
V _{IH}	High level input voltage	SDA, SCL, PD, SEL pins	2.1			V
V _{IL}	Low level input voltage	SDA, SCL, PD, SEL pins			1.08	V
V _{OH}	High level output voltage	R _{pull-up} = 4.7 kΩ (SDA, SCL pins)	2.1			V
V _{OL}	Low level output voltage	I _{OL} = -4 mA (SDA, SCL pins)			0.4	V
I _{IH,SEL}	Input high leakage current for SEL pin	V _{Input} = VCC			80	μA
I _{IH}	Input high leakage current	V _{Input} = VCC, (SCL, SDA, PD pins)			10	μA
I _{IL}	Input low leakage current	V _{Input} = 0 V, (SCL, SDA, PD, SEL pins)	-10			μA
I _{IH,FS}	Input high leakage current for fail safe input pins	V _{Input} = 3.6 V, VCC = 0 V, (SCL, SDA, PD, SEL pins)			150	μΑ
C _{IN-CTRL}	Input capacitance	SDA, SCL, PD, SEL pins		1.5		pF
4 Level IOs (MODE, GAIN, EQ0, EQ1, RX_DET pins				'	
I _{IH_4L}	Input high leakage current, 4 level IOs	VIN = 2.5 V			10	μA
I _{IL_4L}	Input low leakage current for all 4 level IOs except MODE.	VIN = GND	-10			μA
I _{IL_4L,MODE}	Input low leakage current for MODE pin	VIN = GND	-200			μA
Receiver						
V _{RX-DC-CM}	RX DC Common Mode (CM) Voltage	Device is in active or standby state		2.5		V
Z _{RX-DC}	Rx DC Single-Ended Impedance			50		Ω
Z _{RX-HIGH-IMP-} DC-POS	DC input CM input impedance during Reset or power-down	Inputs are at CM voltage	20			kΩ
Transmitter						



over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Z _{TX-DIFF-DC}	DC Differential Tx Impedance	Impedance of Tx during active signaling, VID,diff = 1Vpp		100		Ω
V _{TX-DC-CM}	Tx DC common mode Voltage			0.75		V
I _{TX-SHORT}	Tx Short Circuit Current	Total current the Tx can supply when shorted to GND			90	mA

6.6 High Speed Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP I	MAX	UNIT
Receiver						
		50 MHz to 1.25 GHz		-25		dB
D.		1.25 GHz to 2.5 GHz		-22		dB
RL _{RX-DIFF}	Input differential return loss	2.5 GHz to 4.0 GHz		-21		dB
		4.0 GHz to 8.0 GHz		-14		dB
XT _{RX}	Receive-side pair-to-pair isolation	Pair-to-pair isolation (SDD21) between two adjacent active receiver pairs from 10 MHz to 8 GHz.		-47		dB
Transmitter		-				
V _{TX-AC-CM-PP}	Tx AC Peak-to-Peak Common Mode Voltage	Measured with lowest EQ, GAIN = L3; PRBS-7, 16 Gbps, over at least 10 ⁶ bits using a bandpass-Pass Filter from 30 Khz - 500 Mhz			50	mVpp
V _{TX-CM-DC} - ACTIVE-IDLE- DELTA	Absolute Delta of DC Common Mode Voltage during L0 and Electrical Idle	V _{TX-CM-DC} = V _{OUTn+} + V _{OUTn-} /2, Measured by taking the absolute difference of V _{TX-CM-DC} during PCIe state L0 and Electrical Idle	0		100	mV
V _{TX-CM-DC-} LINE-DELTA	Absolute Delta of DC Common Mode Voltage between V _{OUTn+} and V _{OUTn-} during L0	Measured by taking the absolute difference of V _{OUTn+} and V _{OUTn-} during PCle state L0			10	mV
V _{TX-IDLE-DIFF-} AC-p	AC Electrical Idle Differential Output Voltage	Measured by taking the absolute difference of V _{OUTn+} and V _{OUTn-} during Electrical Idle, Measured with a bandpass filter consisting of two first-order filters. The High-Pass and Low-Pass -3-dB bandwidths are 10 kHz and 1.25 GHz, respectively - zero at input	0		10	mV
V _{TX-IDLE-DIFF-} DC	DC Electrical Idle Differential Output Voltage	Measured by taking the absolute difference of V _{OUTn+} and V _{OUTn-} during Electrical Idle, Measured with a first-order Low-Pass Filter with –3-dB bandwidth of 10 kHz	0		5	mV
V _{TX-RCV-} DETECT	Amount of Voltage change allowed during Receiver Detection	Measured while Tx is sensing whether a low-impedance Receiver is present. No load is connected to the driver output	0		600	mV
		50 MHz to 1.25 GHz		-20		dB
DI	Output differential return less	1.25 GHz to 2.5 GHz		-18		dB
RL _{TX-DIFF}	Output differential return loss	2.5 GHz to 4.0 GHz		-18		dB
		4.0 GHz to 8.0 GHz		-16		dB
XT _{TX}	Transmit-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent active transmitter pairs from 10 MHz to 8 GHz.		-48		dB

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MIN TYP MAX		
T _{PLHD/PHLD}	Input-to-output latency (propagation delay) through a data channel	For either Low-to-High or High-to-Low transition		80	110	ps
L _{TX-SKEW}	Lane-to-Lane Output Skew	Between any two lanes within a single transmitter.	-20		20	ps
T _{RJ-DATA}	Additive Random Jitter with data	Difference between through redriver and baseline setup. 16Gbps PRBS15. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		70		fs
T _{RJ-INTRINSIC}	Intrinsic additive Random Jitter with clock	Difference between through redriver and baseline setup. 8 Ghz CK. Minimal input/output channels. Minimum EQ. 400 mVpp-diff input swing.		90		fs
JITTER _{TOTAL} DATA	Additive Total Jitter with data	Difference between through redriver and baseline setup. 16 Gbps PRBS15. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		4		ps
JITTER _{TOTAL}	Intrinsic additive Total Jitter with clock	Difference between through redriver and baseline setup. 8 Ghz CK. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		1		ps
		Minimum EQ, GAIN = L0		-4.2		dB
DCGAIN	DC flat gain input to output	Minimum EQ, GAIN = L1		-1.8		dB
JOOAIN	Do nat gain input to output	Minimum EQ, GAIN = L2		0.25		dB
		Minimum EQ, GAIN = L3 (Float)		2.0		dB
EQ-MAX _{8G}	EQ boost at max setting (EQ INDEX = 15)	AC gain at 8 GHz relative to gain at 100 MHz.		17		dB
DCGAIN _{VAR}	DC gain variation	GAIN = L2, minimum EQ setting. Max- Min2.3			1.7	dB
EQGAIN _{VAR}	EQ boost variation	At 8 Ghz. GAIN1/0 = L2, maximum EQ setting. Max-Min.		3.7	dB	
LIN _{DC}	Output DC Linearity	GAIN = L3 (defauult). 128T pattern at 2.5 Gbps.			mVpp	
LIN _{AC}	Output AC Linearity	GAIN = L3 (default). 1T pattern at 16 Gbps.		750		mVpp

6.7 SMBUS/I2C Timing Charateristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Slave Mod	e				-	
t _{SP}	Pulse width of spikes which must be suppressed by the input filter				50	ns
t _{HD-STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated		0.6			μs
t _{LOW}	LOW period of the SCL clock		1.3			μs
T _{HIGH}	HIGH period of the SCL clock		0.6			μs
t _{SU-STA}	Set-up time for a repeated START condition		0.6			μs
t _{HD-DAT}	Data hold time		0			μs
T _{SU-DAT}	Data setup time		0.1			μs



over operating free-air temperature range (unless otherwise noted)

-	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Rise time of both SDA and SCL signals	Pull-up resistor = 4.7 k Ω , Cb = 10pF		120		ns
t _f	Fall time of both SDA and SCL signals	Pull-up resistor = 4.7 kΩ, Cb = 10pF		2		ns
t _{SU-STO}	Set-up time for STOP condition		0.6			μs
t _{BUF}	Bus free time between a STOP and START condition		1.3			μs
t _{VD-DAT}	Data valid time				0.9	μs
t _{VD-ACK}	Data valid acknowledge time				0.9	μs
C _b	capacitive load for each bus line				400	pF



6.8 Typical Characteristics




Figure 6-1. Typical EQ Boost vs Frequency




Figure 6-2. Typical EQ Boost over Voltage and Temperature with EQ=15






Figure 6-3. Typical RX Differential Return Loss




Figure 6-4. Typical TX Differential Return Loss




Figure 6-5. Typical Jitter Characteristics - Top: 16Gbps PRBS15 Input to the Device, Bottom: Output of the Device.



7 Detailed Description

7.1 Overview


The DS160PR412 is a four channel linear redriver with ingrated demultiplexer (demux). The low-power high-performance linear repeater or redriver is designed to support PCIe 1.0/2.0/3.0/4.0. The device is a protocol agnostic linear redriver that can operate for interfaces up to 16 Gbps.

The DS160PR412 can be configured two different ways:

Pin Mode – device control configuration is done solely by strap pins. Pin mode is expected to be good enough for many system implementation needs.

SMBus/I²C Slave Mode - provides most flexibility. Requires a SMBus/I²C master device to configure DS160PR412 though writing to its slave address.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Linear Equalization

The DS160PR412 receivers feature a continuous-time linear equalizer (CTLE) that applies high-frequency boost to help equalize the frequency-dependent insertion loss effects of the passive channel. Table 7-1 shows available equalization boost through EQ control pins (EQ1 and EQ0), when in Pin Control mode (MODE = L0).

Table 7-1. Equalization Control Settings

	EQUALIZATION SETTI	TYPICAL E	Q BOOST (dB)	
EQ INDEX	EQ1_0 (Ch 0-3) / EQ1_1 (Ch 4-7)	EQ0_0 (Ch0-3) / EQ0_1 (Ch 4-7)	@ 4 GHz	@ 8 GHz
0	LO	LO	0.0	-0.1
1	LO	L1	1.5	4.5
2	L0	L2	2.0	5.5
3	L0	L3	2.5	6.5
4	L1	LO	2.7	7.0
5	L1	L1	3.0	8.0
6	L1	L2	4.0	9.0
7	L1	L3	5.0	10.0
8	L2	LO	6.0	11.0
9	L2	L1	7.0	12.0
10	L2	L2	7.5	12.5
11	L2	L3	8.0	13.0
12	L3	LO	8.5	14.0
13	L3	L1	9.5	15.0
14	L3	L2	10.0	16.0
15	L3	L3	11.0	17.0

The equalization of the device can also be set by writing to SMBus/I²C registers in slave mode. Refer to the *DS160PR412/421 Programming Guide* for details.

7.3.2 Flat Gain

The GAIN pin can be used to set the overall datapath flat gain (broadbabd gain including high frequency) of the DS160PR412 when the device is in Pin Mode. The default recommendation for most systems will be GAIN = L3 (float).

The flat gain and equalization of the DS160PR412 must be set such that the output signal swing at DC and high frequency does not exceed the DC and AC linearity ranges of the devices, respectively.

Note the device also provides AC (high frequency) gain in the form of equalization controlled by EQ pins or SMBus/I²C registers.

7.3.3 Receiver Detect State Machine

The DS160PR412 deploys an RX detect state machine that governs the RX detection cycle as defined in the PCI express specifications. At device power up or through manually triggered event using PD or SEL pin or writing to the relevant I²C/SMBus register, the redriver determines whether or not a valid PCI express termination is present at the far end of the link. The RX_DET pin of DS160PR412 provides additional flexibility for system designers to appropriately set the device in desired mode according to Table 7-2. For the PCIe application the RX_DET pin can be left floating for default settings.

Note power up ramp or PD/SEL event triggers RX detect for all four channels. In applications where DS160PR412 channels are used for multiple PCIe links, the RX detect function can be performed for individual channels through writing in appropriate $I^2C/SMBus$ registers.

Table 7-2. Receiver Detect State Machine Settings

PD	RX_DET	RX Common-mode Impedance	COMMENTS
L	LO	Always 50 Ω	PCI Express RX detection state machine is disabled. Recommended for non PCIe interface use case where the DS160PR412 is used as buffer with equalization.



Table 7-2. Receiver Detect State Machine Settings (continued)

			<u>, , , , , , , , , , , , , , , , , , , </u>
PD	RX_DET	RX Common-mode Impedance	COMMENTS
L	L3 (Float)	Pre Detect: Hi-Z Post Detect: 50 Ω.	TX polls every ≈150 µs until valid termination is detected. RX CM impedance held at Hi-Z until detection Reset by asserting PD high for 200 µs then low.
Н	Х	Hi-Z	Reset Channels 0-3 signal path and set their RX impedance to Hi-Z
L	Х	Pre Detect: Hi-Z Post Detect: 50 Ω.	Reset Channels 4-7 signal path and set their RX impedance to Hi-Z.
Н	X	Hi-Z	

7.4 Device Functional Modes

7.4.1 Active PCIe Mode

The device is in normal operation with PCIe state machine enabled by RX_DET = L3 (float). This mode is recommended for PCIe use cases. In this mode PD pin is driven low in a system (for example by PCIe connector "PRSNT" signal). In this mode, the device redrives and equalizes PCIe RX or TX signals to provide better signal integrity.

7.4.2 Active Buffer Mode

The device is in normal operation with PCIe state machine disabled by RX_DET = L0. This mode is recommended for non-PCIe use cases. In this mode the device is working as a buffer to provide linear equalization to improve signal integrity.

7.4.3 Standby Mode

The device is in standby mode invoked by PD = H. In this mode, the device is in standby mode conserving power.

7.5 Programming

7.5.1 Control and Configuration Interface

7.5.1.1 Pin Mode

The DS160PR412 can be fully configured through pin-strap pins. In this mode the device uses 2-level and 4-level pins for device control and signal integrity optimum settings.

7.5.1.1.1 Four-Level Control Inputs

The DS160PR412 has five (EQ0, EQ1, GAIN, MODE, and RX_DET) 4-level inputs pins that are used to control the configuration of the device. These 4-level inputs use a resistor divider to help set the 4 valid levels and provide a wider range of control settings. External resistors must be of 10% tolerance or better. The EQ0, EQ1, GAIN, and RX_DET pins are sampled at power-up only. The MODE pin can be exercised at device power up or in normal operation mode.

Table 7-3. 4-Level Control Pin Settings

LEVEL	SETTING
LO	1 kΩ to GND
L1	13 kΩ to GND
L2	59 kΩ to GND
L3	F (Float)

7.5.1.2 SMBUS/I²C Register Control Interface

If MODE = L2 (SMBus / I^2 C slave control mode), the DS160PR412 is configured for best signal integrity through a standard I^2 C or SMBus interface that may operate up to 400 kHz. The slave address of the DS160PR412 is determined by the pin strap settings on the ADDR and MODE pins. The eight possible slave addresses (7-bit) for each channel banks of the device are shown in Table 7-4. In SMBus/ I^2 C modes the SCL, SDA pins must be



pulled up to a 3.3 V supply with a pull-up resistor. The value of the resistor depends on total bus capacitance. 4.7 k Ω is a good first approximation for a bus capacitance of 10 pF.

Refer to the DS160PR412/421 Programming Guide for details.

Table 7-4. SMBUS/I2C Slave Address Settings

MODE	ADDR	7-bit Slave Address Channels 0-1	7-bit Slave Address Channels 2-3
L1	LO	0x18	0x19
L1	L1	0x1A	0x1B
L1	L2	0x1C	0x1D
L1	L3	0x1E	0x1F
L2	L0	0x20	0x21
L2	L1	0x22	0x23
L2	L2	0x24	0x25
L2	L3	0x26	0x27



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DS160PR412 is a high-speed linear repeater with integrated demux. The device extends the reach of a differential channels impaired by loss from transmission media like PCBs and cables. It can be deployed in a variety of different systems. The following sections outline typical applications and their associated design considerations.

8.2 Typical Applications

The DS160PR412 is a PCI Express linear redriver that can also be configured as interface agnostic redriver by disabling its RX detect feature. The device can be used in wide range of interfaces including:

- PCI Express
- Ultra Path Interconnect (UPI)
- SATA
- SAS
- Display Port



8.2.1 PCle x8 Lane Switching

The DS160PR412 and DS160PR421 and can be used in desktop motherboard applications to switch PCIe lanes from a CPU in to one of the two PCIe CEM connectors. Figure 8-1 shows a simplified schematic for the configuration. Two DS160PR412 demultiplex eight TX channels from CPU into one of the two PCIe slots. On the other hand two DS160PR421 multiplex eight RX channels from one of the two PCIe slots to CPU.




Figure 8-1. Simplified Schematic for PCle Lane Switching for PC Desktop Application

8.2.1.1 Design Requirements

As with any high-speed design, there are many factors which influence the overall performance. The following list indicates critical areas for consideration during design.

- Use 85 Ω impedance traces when interfacing with PCIe CEM connectors. Length matching on the P and N traces should be done on the single-ended segments of the differential pair.
- Use a uniform trace width and trace spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- For Gen 3.0 and Gen 4.0, AC-coupling capacitors of 220 nF are recommended, set the maximum body size to 0402, and add a cutout void on the GND plane below the landing pad of the capacitor to reduce parasitic capacitance to GND.
- Back-drill connector vias and signal vias to minimize stub length.
- Use reference plane vias to ensure a low inductance path for the return current.

8.2.1.2 Detailed Design Procedure

In PCIe Gen 4.0 and Gen 3.0 applications, the specification requires Rx-Tx link training to establish and optimize signal conditioning settings at 16 Gbps and 8 Gbps, respectively. In link training, the Rx partner requests a series of FIR – pre-shoot and de-emphasis coefficients (10 Presets) from the Tx partner. The Rx partner includes 7-levels (6 dB to 12 dB) of CTLE followed by a single tap DFE. The link training would pre-condition the signal, with an equalized link between the root-complex and endpoint.

Note that there is no link training in PCle Gen 1.0 (2.5 Gbps) or PCle Gen 2.0 (5.0 Gbps) applications. The DS160PR412 is placed in between the Tx and Rx. It helps extend the PCB trace reach distance by boosting the attenuated signals with its equalization, which allows the user to recover the signal by the downstream Rx more easily.

For operation in Gen 4.0 and Gen 3.0 links, the DS160PR412 transmit outputs are designed to pass the Tx Preset signaling onto the Rx for the PCle Gen 4.0 or Gen 3.0 link to train and optimize the equalization settings. The suggested setting for the device is GAIN = L3 (default). Adjustments to the EQ setting should be performed based on the channel loss to optimize the eye opening in the Rx partner. The Tx equalization presets or CTLE and DFE coefficients in the Rx can also be adjusted to further improve the eye opening.

8.2.1.3 Pin-to-pin Passive versus Redriver Option

For eight lane PCIe lane muxing application a topology is illustrated where two DS160PR412 and two DS160PR421 are used. There are system use cases where the PCIe link loss is low enough that a signal conditioner such as linear redrivers may not be needed. In such use cases system engineers may consider passive mux to achieve same lane muxing topology. The four channel passive mux/demux TMUXHS4412 is pinto-pin (p2p) compatible with the DS160PR412 and DS160PR421. This p2p component availability provides great flexibility for system implementation engineers where the need for redriver is not completely clear. Figure 8-2 illustrates p2p passive vs redriver option to implement PCIe lane switching.




Figure 8-2. Pin-to-pin passive vs redriver option for PCle lane switching

8.2.1.4 Application Curves

The DS160PR412 is a linear redriver that can be used to extend channel reach of a PCIe link. Normally, PCIe-compliant TX and RX are equipt with signal-conditioning functions and can handle channel losses of up to 28 dB at 8 GHz. In real implementation the channel reach is often lower. With the DS160PR412 in the link, the total channel loss between a PCIe root complex and an end-point can be extended up to 42 dB at 8 GHz.

Figure 8-3 shows an electric link that models a single channel of a PCle link and eye diagrams measured at different locations along the link. The source that models a PCle Transmitter sends a 16 Gbps PRBS-15 signal with P7 presets. After a transmission channel with -30 dB at 8 GHz insertion loss, the eye diagram is fully closed. The DS160PR412 with its CTLE set to the maximum (17 dB boost) together with the source TX equalization compensates for the losses of the pre-channel (TL1) and opens the eye at the output of the device.

The post-channel (TL2) losses mandate the use of PCIe RX equalization functions such as CTLE and DFE that are normally available in a PCIe-compliant receiver.




Figure 8-3. PCle 4.0 Link Reach Extension Using the DS160PR412



8.2.2 DisplayPort Application

The DS160PR412 can be used as a four channel DisplayPort (DP) redriver demux for data rates up to 20 Gbps. To use the device in a non-PCIe application, the RX_DET pin must be pin-strapped to GND with 1 $k\Omega$ resistor (L0).

The inverted DisplayPort HPD signal can be used to put the device into standby mode by using its PD pin. Note in a DisplayPort link a sink can use HPD line to create an interrupt for its link partner source. If HPD signal is used for power management an RC filter must be installed to filter out HPD interrupt signals.

The device is a linear redriver which is agnostic to DP link training. The DP link training negotiation between a display source and sink stays effective through the device. The redriver becomes part of the electrical channel along with passive traces, cables, and so forth, resulting into optimum source and sink parameters for best electrical link.

Figure 8-4 shows a simplified schematic for DisplayPort demultiplexing application using DS160PR412. Auxiliary and Hot plug detect (HPD) are demuxed outside of DS160PR412. If system use case requires implementing DP power states, the device must be controlled by the I²C or the pin-strap pins.




Figure 8-4. Simplified Schematic for DisplayPort Demultiplexer Application



9 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

- 1. The power supply should be designed to provide the operating conditions outlined in the recommended operating conditions section in terms of DC voltage, AC noise, and start-up ramp time.
- 2. The DS160PR412 does not require any special power supply filtering, such as ferrite beads, provided that the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1 μ F capacitor per VCC pin, one 1.0 μ F bulk capacitor per device, and one 10 μ F bulk capacitor per power bus that delivers power to one or more devices. The local decoupling (0.1 μ F) capacitors must be connected as close to the VCC pins as possible and with minimal path to the device ground pad.
- 3. The DS160PR412 voltage regulator output pins require decoupling caps of 0.1 µF near each pins. The regulator is only for internal use. Do not use to provide power to any external component.



10 Layout

10.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

- 1. Decoupling capacitors should be placed as close to the VCC pins as possible. Placing the decoupling capacitors directly underneath the device is recommended if the board design permits.
- 2. High-speed differential signals TXnP/TXnN and RXnP/RXnN should be tightly coupled, skew matched, and impedance controlled.
- 3. Vias should be avoided when possible on the high-speed differential signals. When vias must be used, take care to minimize the via stub, either by transitioning through most/all layers or by back drilling.
- 4. GND relief can be used (but is not required) beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance.
- 5. GND vias should be placed directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. This has the added benefit of improving thermal conductivity from the device to the board.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

11 Layout Example

Figure 11-1 shows DS160PR412 layout example.




Figure 11-1. DS160PR412 layout example

Figure 11-2 shows a layout illustration where two DS160PR412 and two DS160PR421 are used to switch 8 lanes between two PCle slots.






Figure 11-2. Layout example for PCle lane muxing application



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

SNLS685 - DECEMBER 2020



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

30-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS160PR412RUAR	ACTIVE	WQFN	RUA	42	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PR412	Samples
DS160PR412RUAT	ACTIVE	WQFN	RUA	42	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PR412	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





30-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS160PR412RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1
DS160PR412RUAT	WQFN	RUA	42	250	180.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS160PR412RUAR	WQFN	RUA	42	3000	367.0	367.0	35.0
DS160PR412RUAT	WQFN	RUA	42	250	210.0	185.0	35.0

9 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated