

# BTS50045-1TAC

Smart High-Side Power Switch

# **Data Sheet**

Rev. 1.0, 2014-01-31

**Automotive Power** 



## **Table of Contents**

# **Table of Contents**

1	Overview	. 4
2	Block Diagram	. 6
3	Pin Configuration	. 7
3.1	Pin Assignment	. 7
3.2	Pin Definitions and Functions	. 7
3.3	Voltage and Current Definition	. 8
4	General Product Characteristics	. 9
4.1	Absolute Maximum Ratings	
4.2	Functional Range	
4.3	Thermal Resistance	14
5	Functional Description	15
5.1	Power Stage	
5.1.1	Output ON-State Resistance	15
5.1.2	Switching a Resistive Load	15
5.1.3	Switching an Inductive Load	15
5.1.3.1	Output Clamping	15
5.1.3.2	Maximum Load Inductance	16
5.1.4	Inverse Current Capability	17
5.1.5	PWM Switching	18
5.2	Input Pins	18
5.2.1	Input Circuitry	18
5.2.2	Input Pin Voltage	18
5.3	Protection Functions	19
5.3.1	Loss of Ground Protection	19
5.3.2	Protection during Loss of Load or Loss of VS Condition	20
5.3.3	Undervoltage Behavior	
5.3.4	Overvoltage Protection	
5.3.5	Reverse Polarity Protection	
5.3.6	Overload Protection	
5.3.6.1	Activation of the Switch into Short Circuit (Short circuit Type 1)	
5.3.6.2	Short Circuit Appearance when the Device is already ON (Short circuit Type 2)	
5.3.7	Temperature Limitation in the Power DMOS	
5.4	Diagnostic Functions	
5.4.1	IS Pin	
5.4.2	SENSE Signal in Different Operation Mode	
5.4.3	SENSE Signal in the Nominal Current Range	
5.4.3.1	SENSE Signal Variation and calibration	
5.4.3.2	SENSE Signal Timing	
5.4.3.3	SENSE Signal in Case of Short Circuit to VS	
5.4.3.4	SENSE Signal in Case of Over Load	
6	Electrical characteristics BTS50045-1TAC	28
6.1	Electrical Characteristics Table	28
6.2	General Product Characteristics	33
7	Package Outlines	39
В	Application Information	40
8.1	Further Application Information	

# BTS50045-1TAC



		Table of Contents
9	Revision History	

Data Sheet 3 Rev. 1.0, 2014-01-31



## **Smart High-Side Power Switch**

BTS50045-1TAC





#### 1 Overview

#### **Application**

- All types of resistive, inductive and capacitive loads
- · Replaces electromechanical relays and fuses
- Most suitable for applications with high current loads, such as heating system, main switch for power distribution, start-stop power supply switch
- PWM application with low frequencies



PG-TO263-7-8

#### **Features**

- One channel device
- · Low Stand-by current
- Wide input voltage range (can be driven by logic levels 3.3V and 5V as well as directly by  $V_{
  m S}$ )
- Electrostatic discharge protection (ESD)
- Optimized Electromagnetic Compatibility (EMC)
- Logic ground independent from load ground
- · Very low leakage current on OUT pin
- Compatible to cranking pulse requirement (test pulse 4 of ISO7637 and cold start pulse in LV124)
- Embedded diagnostic functions
- Embedded protection functions
- Green Product (RoHS compliant)
- AEC Qualified

#### Description

The BTS50045-1TAC is a  $4.5 m\Omega$  single channel Smart High-Side Power Switch, embedded in a PG-TO-263-7-8 package, providing protective functions and diagnosis. It contains Infineon<sup>®</sup> Reversave. The power transistor is built by a N-channel power MOSFET with charge pump. It is specially designed to drive high current loads up to 40A, for applications like switched battery couplings, power distribution switches, heaters, glow plugs, in the harsh automotive environment.

Туре	Package	Marking
BTS50045-1TAC	PG-TO-263-7-8	S50045C

Data Sheet 4 Rev. 1.0, 2014-01-31



Overview

Table 1 Product Summary

Parameter	Symbol	Values
Operating voltage range	$V_{S(OP)}$	8 V 18 V
Extended supply voltage contain dynamic undervoltage capability	$V_{\rm S(DYN)}$	3.2 V 28 V
Maximum on-state resistance at $T_j$ = 150 °C	$R_{\rm DS(ON)}$	9 mΩ
Minimum nominal load current	$I_{L \text{ (nom)}}$	19 A
Typical current sense differential ratio	$dk_ILIS$	21900
Minimum short circuit current threshold	$I_{L \text{ (OVL)}}$	70 A
Maximum stand-by current for the whole device with load at $T_{\rm A}{=}T_{\rm J}{=}$ 85°C	$I_{\text{S (OFF)}}$	18 μΑ
Maximum reverse battery voltage at $T_{\rm A}$ = 25°C for 2 min	-V <sub>S(REV)</sub>	16 V

### **Embedded Diagnostic Functions**

- · Proportional load current sense
- Short circuit / Overtemperature detection
- Latched status signal after short circuit or overtemperature detection

#### **Embedded Protection Functions**

- Infineon® Reversave: Reverse battery protection by self turn ON of power MOSFET
- Infineon® Inversave: Inverse operation robustness capability
- Secure load turn-OFF while device loss of GND connection
- Overtemperature protection with latch
- · Short circuit protection with latch
- Overvoltage protection with external components
- · Enhanced short circuit operation
- Infineon<sup>®</sup> SMART CLAMPING



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram for the BTS50045-1TAC



**Pin Configuration** 

# 3 Pin Configuration

# 3.1 Pin Assignment




Figure 2 Pin Configuration

## 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	GND	GrouND; Ground connection
2	IN	INput; Input signal for channel activation. HIGH active
3	IS	Sense; Provides signal for diagnosis
4, Cooling tab	VS	Supply Voltage; Battery voltage
5, 6, 7	OUT	<b>OUTput</b> ; Protected high side power output <sup>1)</sup>

<sup>1)</sup> All output pins are internally connected and they also have to be connected together on the PCB. Not shorting all outputs on PCB will considerably increase the ON-state resistance and decrease the current sense / overcurrent tripping accuracy. PCB traces have to be designed to withstand the maximum current.



**Pin Configuration** 

# 3.3 Voltage and Current Definition

Figure 3 shows all terms used in this datasheet, with associated convention for positive values.




Figure 3 Voltage and Current Definition



# 4 General Product Characteristics

# 4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings 1)

 $T_i$  = -40°C to +150°C; (unless otherwise specified)

Parameter	Symbol		Valu	es	Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Supply Voltages							
Supply Voltage	$V_{S}$	-0.3	_	28	V	_	4.1.1
Reverse polarity voltage	$-V_{\mathrm{S(REV)}}$	0	-	16	V	$^{2)}t < 2 \min$	4.1.2
						$T_{\rm A}$ = 25°C $R_{\rm L} \ge 1.0\Omega$	
Supply voltage for load dump	$V_{\mathrm{S(LD)}}$	_	_	45	V	$^{3)}R_{\parallel}=2\Omega$	4.1.5
protection						$R_{\rm L} = 2.2\Omega$ $R_{\rm IS} = 1 \text{k}\Omega$	
						$R_{IN}$ = 4.7k $\Omega$	
Short circuit capability							
Supply voltage for short circuit protection	V <sub>s(sc)</sub>	5	_	20	V	$^{4)}R_{\text{ECU}} = 20\text{m}\Omega$ $L_{\text{ECU}} = 1\mu\text{H}$ $R_{\text{cable}} = 6\text{m}\Omega/\text{m}$ $L_{\text{cable}} = 1\mu\text{H/m}$ $I = 0 \text{ to } 5\text{m}$	4.1.3
						R, C as shown in Figure 51 See Chapter 5.3	
Short circuit is permanent: IN pin toggles short circuit (SC type 1)	n <sub>RSC1</sub>	_	_	100k (Grade D)	_	5)	4.1.4
GND pin			II.		1		1
Current through ground pin	$I_{GND}$	-15 _ <sup>6)</sup>		10 <sup>7)</sup>	mA		4.1.6
Input Pin							
Voltage at IN pin	$V_{IN}$	-0.3	_	$V_{S}$	V	_	4.1.7
Current through IN pin	$I_{IN}$	-5 -5		5 50 <sup>6)</sup>	mA	_ t ≤ 2 min	4.1.8
Maximum retry cycle rate in fault condition	$f_{fault}$	-	-	1	Hz	-	4.1.9
Sense Pin	<u> </u>	•	•	•	•	,	•
Voltage at IS pin	$V_{IS}$	-0.3	_	$V_{S}$	V	_	4.1.10
Current through IS pin	$I_{IS}$	-15 _ <sup>6)</sup>		10 <sup>7)</sup>	mA		4.1.11
	_1	1	1		1		1



### Table 2 Absolute Maximum Ratings (cont'd)<sup>1)</sup>

 $T_i$  = -40°C to +150°C; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Power Stage					<u> </u>		
Maximum energy dissipation by switching off inductive load Single pulse over lifetime	$E_{AS}$	_	_	250	mJ	$V_{\rm S}$ = 13.5V $I_{\rm L}$ = $I_{\rm L(NOM)}$ = 19A $T_{\rm J(0)} \le$ 150°C See <b>Figure 5</b>	4.1.12
Maximum energy dissipation Repetitive pulse	$E_{AR}$	-	_	100	mJ	$^{8)}V_{\rm S}$ = 13.5V $I_{\rm L}$ = $I_{\rm L(NOM)}$ = 19A $T_{\rm J(0)} \le$ 105°C See <b>Figure 5</b>	4.1.13
Maximum energy dissipation Repetitive pulse	$E_{AR(OVL)}$	-	-	100	mJ	$^{8)}V_{\rm S}$ = 13.5V $I_{\rm L}$ = 30A $T_{\rm J(0)} \le$ 105°C See <b>Figure 5</b>	4.1.14
Average power disspation	$P_{TOT}$	_	_	100	W	T <sub>C</sub> = -40°C to 150°C	4.1.15
Voltage at OUT Pin	$V_{OUT}$	-64	_	_	V	_	4.1.21
Temperatures							1
Junction Temperature	$T_{J}$	-40	_	150	°C	_	4.1.16
Dynamic temperature increase while switching	$\Delta T_{J}$	_	_	60	K	See Chapter 5.3	4.1.17
Storage Temperature	$T_{STG}$	-55	_	150	°C	_	4.1.18
ESD Susceptibility		1	1		ļ.		1
ESD susceptibility (all pins)	$V_{ESD}$	-2	_	2	kV	HBM <sup>9)</sup>	4.1.19
ESD susceptibility OUT Pin vs. GND / $V_{\rm S}$	$V_{ESD}$	-4	_	4	kV	HBM <sup>9)</sup>	4.1.20

- 1) Not subject to production test, specified by design.
- 2) The device is mounted on a FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection.
- 3)  $V_{\rm S(LD)}$  is setup without DUT connected to the generator per ISO 7637-1.
- 4) In accordance to AEC Q100-012
- 5) In accordance to AEC Q100-012. Test aborted after 100,000 cycles. Short circuit conditions deviating from AEC Q100-012 may influence the specified short circuit cycle number in the datasheet.
- 6) The total reverse current (sum of  $I_{GND}$ ,  $I_{IS}$  and  $I_{IN}$ ) is limited by  $V_{S(REV)}$  max and  $R_{VS}$ .
- 7)  $T_{\rm C} \le 125^{\circ}{\rm C}$
- 8) Equivalent to short circuit test AEC Q100-012: Grade A (for cycles > 1 Mio., parameter deviations are possible; Test aborted after 10 Mio. Cycles without fails)
- 9) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.






Figure 4 Maximum Single Pulse Current vs. Pulse Time,  $T_J \le 150$ °C,  $T_{amb} = 85$ °C

Above diagram shows the maximum single pulse current that can be driven for a given pulse time  $t_{\rm pulse}$ . The maximum reachable current may be smaller depending on the current limitation level. Pulse time may be limited due to thermal protection of the device.




Figure 5 Maximum Energy Dissipation for Inductive Switch OFF, E<sub>A</sub> vs Load Current






Figure 6 Maximum Energy Dissipation Repetitive Pulse for Inductive Switch OFF vs Junction Temperature starting Point for Load Currents from 10A to 30A



# 4.2 Functional Range

Table 3 Functional Range

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Nominal operating voltage	$V_{S(OP)}$	8	_	18	V	_	4.2.1
Extended operating voltage	$V_{S(OP\_EXT)}$	5.3	-	28	V	$I_{\rm IN} \geq 2.2 { m V}$ $I_{\rm L} \leq I_{\rm L(NOM)}$ $I_{\rm J} \leq 25 { m ^{\circ}C}$ Parameter deviations possible	4.2.2
		5.5	-	28	V	$I_{\rm IN} \geq 2.2 {\rm V}$ $I_{\rm L} \leq I_{\rm L(NOM)}$ $I_{\rm J} = 150 {\rm ^{\circ}C}$ Parameter deviations possible	
Extended operating voltage contain short dynamic undervoltage capability	$V_{\mathrm{S}(\mathrm{DYN})}$	3.2 <sup>2)</sup>	-	28	V	<sup>1)</sup> acc. to ISO7637	4.2.3
Undervoltage turn OFF voltage	$V_{ m S(UV\_OFF)}$	_	-	4.5	V	$^{1)}V_{\rm IN} \ge 2.2 \rm V$ $R_{\rm L} = 270 \Omega$ $V_{\rm S}$ decreasing See Figure 19	4.2.4
Undervoltage shutdown hysteresis	$V_{\mathrm{S(UV)\_HYS}}$	_	500 <sup>1)</sup>	_	mV	$R_{\rm L}$ = 270 $\Omega$ See <b>Figure 19</b>	4.2.6
Slewrate at OUT	dV <sub>DS</sub> /dt	-	-	10 <sup>1)</sup>	V/μs	$ V_{\rm DS} $ < 3V See <b>Chapter 5.1.4</b>	4.2.7

<sup>1)</sup> Not subject to production test. Specified by design

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

<sup>2)</sup>  $T_A = 25^{\circ}\text{C}$ ;  $R_L = 1.0\Omega$ ; pulse duration 3ms; cranking capability is depending on load and must be verified under application conditions



#### 4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 4 Thermal Resistance

Parameter	Symbol		Values		Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Junction to Case	$R_{thJC}$	_	_	0.8	K/W	1)	4.3.1
Junction to Ambient	$R_{\mathrm{thJA(2s2p)}}$	_	19	_	K/W	1)2)	4.3.2
Junction to Ambient	$R_{thJA}$	_	70	-	K/W	1)3)	4.3.3

<sup>1)</sup> Not subject to production test, specified by design.

**Figure 7** is showing the typical thermal impedance of BTS50045-1TAC mounted according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 1s0p and 2s2p boards.




Figure 7 Typical Transient Thermal Impedance Z<sub>th(JA)</sub>=f(time) for Different PCB Conditions

Data Sheet 14 Rev. 1.0, 2014-01-31

<sup>2)</sup>Specified  $R_{\text{thJA}}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 ×1.5 mm board with 2 inner copper layers (2 x 70 $\mu$ m Cu, 2 x 35 $\mu$ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.  $T_A$ =25°C. Device is dissipating 2W power.

<sup>3)</sup> Specified  $R_{\text{thJA}}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 1 inner copper layers 1× 70 $\mu$ m Cu.  $T_A$ =25°C. Device is dissipating 2W power.



# 5 Functional Description

## 5.1 Power Stage

The power stage is built by a N-channel power MOSFET (DMOS) with charge pump.

#### 5.1.1 Output ON-State Resistance

The ON-state resistance  $R_{\rm DS(ON)}$  depends on the supply voltage as well as the junction temperature  $T_{\rm J}$ . Figure 31 shows the dependencies in terms of temperature and supply voltage, for the typical ON-state resistance. The behavior in reverse polarity is described in **Chapter 5.3.5**.

A HIGH signal (see **Chapter 5.2**) at the input pin causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

#### 5.1.2 Switching a Resistive Load

**Figure 8** shows the typical timing when switching a resistive load. The power stage has a defined switching behavior. Defined slew rates results in lowest EMC emission at minimum switching losses.




Figure 8 Switching a Resistive Load Timing

## 5.1.3 Switching an Inductive Load

## 5.1.3.1 Output Clamping

When switching OFF inductive loads with high side switches, the voltage  $V_{\rm OUT}$  drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to high voltages, there is a Infineon® SMART CLAMPING mechanism implemented that keeps negative output voltage to a certain level ( $V_{\rm S}$  -  $V_{\rm DS(CL)}$ ). Please refer to **Figure 9** and **Figure 10** for details. Nevertheless, the maximum allowed load inductance remains limited.






Figure 9 Output Clamp




Figure 10 Switching an Inductance

The BTS50045-1TAC provides Infineon® SMART CLAMPING functionality. To increase the energy capability for single operation, the clamp voltage  $V_{\rm DS(CL)}$  increases over the junction temperature  $T_{\rm J}$  and load current  $I_{\rm L}$ . Refer to **Figure 39**.

#### 5.1.3.2 Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the BTS50045-1TAC. This energy can be calculated with following equation:

$$E = V_{DS(CL)} \times \frac{L}{R_L} \times \left[ \frac{V_S - V_{DS(CL)}}{R_L} \times ln \left( 1 - \frac{R_L \times I_L}{V_S - V_{DS(CL)}} \right) + I_L \right]$$
(1)



Following equation simplifies under the assumption of  $R_1 = 0\Omega$ .

$$E = \frac{1}{2} \times L \times I_L^2 \times \left(1 - \frac{V_S}{V_S - V_{DS(CL)}}\right)$$
 (2)

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 5** for the maximum allowed energy dissipation as function of the load current.

#### 5.1.4 Inverse Current Capability

In case of inverse current, meaning a voltage  $V_{\rm OUT(INV)}$  at the output higher than the supply voltage  $V_{\rm S}$ , a current  $I_{\rm L(INV)}$  will flow from output to  $V_{\rm S}$  pin via the body diode of the power transistor (please refer to **Figure 11**). In case the IN pin is HIGH, the power DMOS is already activated and keeps ON. In case, the input goes from "L" to "H", the DMOS will be activated. Under inverse condition, the device is not overtemperature / overload protected. The IS pin is high impedance. Due to the limited speed of INV comparator, the output voltage slope needs to be limited (see parameter 4.2.7).




Figure 11 Inverse Current Circuitry




Figure 12 Inverse Behavior - Timing Diagram



# 5.1.5 PWM Switching

For PWM switching application, a  $t_{\text{IN(RESETDELAY)}}$  parameter should be respected by defining the maximum PWM frequency (see **Figure 22**). The average power over time must be below the specified value (see parameter 4.1.15) and is defined as (see **Figure 13**):

 $P_{\text{TOT}}$  = (switching\_ON\_energy + switching\_OFF\_energy +  $I_{\text{L}}^{2}$  \*  $R_{\text{DS(ON)}}$  \*  $t_{\text{DC}}$ ) / period For system with PWM switching, the maximum retry cycle ( $f_{\text{fault}}$ ) under fault condition should not be exceeded.




Figure 13 Switching in PWM

#### 5.2 Input Pins

## 5.2.1 Input Circuitry

The input circuitry is compatible with 3.3V and 5V microcontrollers or can be directly driven by  $V_{\rm S}$ . The concept of the input pin is to react to voltage threshold. With the Schmitt trigger, the output is either ON or OFF. **Figure 14** shows the electrical equivalent input circuitry.




Figure 14 Input Pin Circuitry

## 5.2.2 Input Pin Voltage

The IN uses a comparator with hysteresis. The switching ON / OFF takes place in a defined region, set by the threshold  $V_{\rm IN(L)}$  Max and  $V_{\rm IN(H)}$  Min. The exact value where ON and OFF take place depends on the process, as well as the temperature. To avoid cross talk and parasitic turn ON and OFF, a hysteresis is implemented. This ensures immunity to noise.



#### 5.3 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent the destruction of the IC from fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed neither for continuous nor for repetitive operation.

Figure 15 describes the typical functionality of the diagnosis and protection block.




Figure 15 Diagram of Diagnosis & Protection Block

#### 5.3.1 Loss of Ground Protection

In case of loss of module or device ground, where the load remains connected to ground, the device protects itself by automatically turning OFF (when it was previously ON) or remains OFF, regardless of the voltage applied on IN pin. It is recommended to use input resistors between the microcontroller and the BTS50045-1TAC to ensure switching OFF of the channel. In case of loss of module or device ground, a current ( $I_{OUT(GND)}$ ) can flow out of the DMOS. **Figure 16** sketches the situation.




Figure 16 Loss of Ground Protection with External Components



# 5.3.2 Protection during Loss of Load or Loss of V<sub>s</sub> Condition

In case of loss of load with charged primary inductances the maximum supply voltage has to be limited. It is recommended to use a Z-diode, a varistor or  $V_{\rm S}$  clamping power switches with connected loads in parallel. The voltage must be limited according to the minimum value of the parameter 6.1.33 indicated in **Table 6**.

In case of loss of  $V_{\rm S}$  connection with charged inductive loads, a current path with sufficient load current capability has to be provided, to demagnetize the charged inductances. It is recommended to protect the device using a zener diode together with a diode ( $V_{\rm Z1} + V_{\rm D1} < 16 {\rm V}$ ), as shown in **Figure 17**.

For a proper restart of the device after loss of  $V_S$ , the input voltage must be applied delayed to the supply voltage. This can be realized by a capacitor between IN and GND (see **Figure 51**).

For higher clamp voltages, currents through all pins have to be limited according to the maximum ratings. Please see **Figure 17** and **Figure 18** for details.




Figure 17 Loss of  $V_{\rm S}$ 




Figure 18 Loss of Load



# 5.3.3 Undervoltage Behavior

If the supply voltage is in the area below  $V_{S(UV\_OFF)}$ , the device is OFF (turns OFF). As soon as the supply voltage is above  $V_{S(OP\_EXT)\_min}$ , the device will switch ON again. **Figure 19** sketches the undervoltage behavior.




Figure 19 Undervoltage Behavior

## 5.3.4 Overvoltage Protection

In the case  $V_{S(SC)_{max}} < V_S < V_{DS(CL)}$ , the ouput transistor is still operational and follows the input. Parameters are no longer warranted and lifetime is reduced compared to normal mode. This specially impacts the short circuit robustness, as well as the maximum energy  $E_{AS}$  &  $E_{AR}$  the device can handle.

The BTS50045-1TAC provides Infineon® SMART CLAMPING functionality, which suppresses non nominal over voltages by actively clamping the overvoltage across the power stage and the load. This is achieved by controlling the clamp voltage  $V_{\rm DS(CL)}$  depending on the junction temperature  $T_{\rm J}$  and the load current  $I_{\rm L}$  (see **Figure 20** for details).




Figure 20 Overvoltage Protection with External Components



### 5.3.5 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diode of the power DMOS causes power dissipation. To limit the risk of overtemperature, the device provides Infineon<sup>®</sup> Reversave function. The power in this intrinsic body diode is limited by turning the DMOS ON. The DMOS resistance is then equal to  $R_{DS(ON)\ REV}$ .

Additionally, the current into the logic has to be limited. The device includes a  $R_{\rm VS}$  resistor which limits the current in the diodes. To avoid overcurrent in the  $R_{\rm VS}$  resistor, it is nevertheless recommended to use a  $R_{\rm IN}$  resistor. Please refer to maximum current described in **Chapter 4.1**. **Figure 21** shows a typical application.  $R_{\rm SENSE}$  is used to limit the current in the sense transistor which behaves as a diode.

The recommended typical values for  $R_{\rm IN}$  is 4.7k $\Omega$  and for  $R_{\rm SENSE}$  1k $\Omega$ .




Figure 21 Reverse Polarity Protection with External Components

#### 5.3.6 Overload Protection

In case of overload, high inrush current or short circuit to ground, the BTS50045-1TAC offers several protection mechanisms. Any protective switch OFF latches the output. To restart the device, it is necessary to set IN=LOW for  $t > t_{\text{IN/RESETDELAY}}$ . This behavior is known as latch behavior. **Figure 22** gives a sketch of the situation.

#### 5.3.6.1 Activation of the Switch into Short Circuit (Short circuit Type 1)

When the switch is activated into short circuit, the current will raise until reaching the  $I_{L(TRIP)}$  value. After  $t_{OFF(TRIP)}$ , the device will turn OFF and latches until the IN pin is set to low for  $t > t_{IN(RESETDELAY)}$ . An undervoltage shutdown will not reset the latched fault overcurrent. For overload (short circuit or overtemperature), the maximum retry cycle ( $f_{fault}$ ) under fault condition must be considered.

#### 5.3.6.2 Short Circuit Appearance when the Device is already ON (Short circuit Type 2)

When the device is in ON state and a short circuit to ground appears at the output (SC2) with an overcurrent higher than  $I_{L(TRIP)}$  for a time longer than  $t_{OFF(TRIP)}$ , the device automatically turns OFF and latches until the IN pin is set to low for  $t > t_{IN(RESETDELAY)}$ . An undervoltage shutdown will not reset the latched fault overcurrent.



## 5.3.7 Temperature Limitation in the Power DMOS

The BTS50045-1TAC incorporates an abolute  $(T_{\text{J(TRIP)}})$  temperature sensor. Activation of the sensor will cause an overheated channel to switch OFF to prevent destruction. The device restarts when the IN pin is toggled and the temperature has decreased below  $T_{\text{J(TRIP)}}$  -  $\Delta T_{\text{J(TRIP)}}$ . An undervoltage shutdown will not reset the fault over temperature.




Figure 22 Overload Protection

The current sense exact signal timing can be found in the **Chapter 5.4**. It is represented here only for device's behavior understanding.



# 5.4 Diagnostic Functions

For diagnosis purposes, the BTS50045-1TAC provides a combination of digital and analog signal at pin IS.

#### 5.4.1 IS Pin

The BTS50045-1TAC provides an enhanced current sense signal called  $I_{\rm IS}$  at pin IS. As long as no "hard" failure mode occurs (short curcuit to GND / overcurrent / overtemperature) and the condition  $V_{\rm IS} \leq V_{\rm OUT}$  - 5V is fulfilled, a proportional signal to the load current (ratio  $k_{\rm ILIS} = I_{\rm L} / I_{\rm S}$ ) is provided. The complete IS pin and diagnostic mechanism is described in **Figure 23**. The accuracy of the sense current depends on temperature and load current. In case of failure, a fixed  $I_{\rm IS(FAULT)}$  is provided. In order to enable the fault current reporting, the condition  $V_{\rm S} - V_{\rm OUT} > 2V$  must be fulfilled. In order to get the fault current in the specified range, the condition  $V_{\rm S} - V_{\rm IS} \geq 5V$  must be fulfilled.




Figure 23 Diagnostic Block Diagram

#### 5.4.2 SENSE Signal in Different Operation Mode

Table 5 Sense Signal, Function of Operation Mode<sup>1)</sup>

Operation mode	Input Level	Output Level V <sub>OUT</sub>	Diagnostic Output (IS) <sup>2)</sup>
Normal operation	LOW (OFF)	~ GND	I <sub>IS(OFF)</sub>
Short circuit to GND		GND	Z
Overtemperature		Z	Z
Short circuit to VS		$V_{S}$	Z
Open Load		Z	Z
Inverse current		> V <sub>S</sub>	Z
Normal operation	HIGH (ON)	~ V <sub>S</sub>	$I_{\rm IS} = (I_{\rm L} / dk_{\rm ILIS}) \pm I_{\rm ISO}$
Overcurrent condition		< V <sub>S</sub>	$I_{\rm IS} = (I_{\rm L} / dk_{\rm ILIS}) \pm I_{\rm IS0} \dots I_{\rm IS(FAULT)}$
Short circuit to GND		~ GND	I <sub>IS(FAULT)</sub>
Overtemperature $T_{J(TRIP)}$ event		Z	I <sub>IS(FAULT)</sub>
Short circuit to VS		$V_{S}$	$I_{\rm IS} = 0 \dots I_{\rm L} / dk_{\rm ILIS} \pm I_{\rm ISO}$
Open Load		~ V <sub>S</sub>	I <sub>ISO</sub>
Inverse current		> V <sub>S</sub>	Z
		*	·

<sup>1)</sup> Z = High Impedance

<sup>2)</sup> See Chapter 5.4.3 for Current Sense Range and Improved Current Sense Accuracy



# 5.4.3 SENSE Signal in the Nominal Current Range

Figure 24 and Figure 25 show the current sense as function of the load current in the power DMOS. Usually, a pull-down resistor  $R_{\rm IS}$  is connected to the current sense pin IS. A typical value is 1kΩ. The dotted curve represents the typical sense current, assuming a typical  $dk_{\rm ILIS}$  factor value. The range between the two solid curves shows the sense accuracy the device is able to provide, at a defined current.

$$I_{IS} = \frac{I_L}{dk_{ILIS}} \pm I_{IS0} \qquad \text{with}(I_{IS} \ge 0)$$
(3)

Where the definition of  $dk_{ILIS}$  is:

$$dk_{ILIS} = \frac{I_{L4} - I_{L1}}{I_{IS4} - I_{IS1}}$$
(4)




Figure 24 Current Sense for Nominal and Overload Condition

## 5.4.3.1 SENSE Signal Variation and calibration

In some application, an enhanced accuracy is required around the device nominal current range  $I_{\text{L(NOM)}}$ . To achieve this accuracy requirement, a calibration on the application is possible. After two points calibration, the BTS50045-1TAC will have a limited  $I_{\text{IS}}$  value spread at different load currents and temperature conditions. The  $I_{\text{IS}}$ 



variation can be described with the parameters  $\Delta(dk_{\text{ILIS(cal)}})$  and the  $\alpha_{\text{IS0}}$ . The blue solid line in **Figure 25** is the current sense ratio after the two point calibration. The slope of this line is defined as follow:

$$\frac{1}{dk_{KILIS(cal)}} = \frac{I_{S(cal)2} - I_{S(cal)1}}{I_{L(cal)2} - I_{L(cal)1}}$$
(5)

The bluish in area in **Figure 25** is the range where the current sense ratio can vary after performing the calibration. The accuracy of the load current sensing is improved and, given a sense current value  $I_{IS}$  (measured in the application), the load current can be calculated as follow:

$$I_{L} = dk_{ILIS(cal)} \cdot \left(1 + \frac{\Delta(dk_{ILIS(cal)})}{100}\right) \cdot \left(I_{IS} - \frac{I_{ISO(cal)}}{1 + \alpha_{ISO}(T_{x} - T_{cal})}\right)$$
(6)

where  $dk_{ILIS(cal)}$  is the current sense ratio measured after two-points calibration (defined in **Equation (5)**),  $I_{ISO(cal)}$  is the current sense offset (calculated after two points calibration, see **Equation (7)**),  $T_x$  is the operating temperature, and  $T_{cal}$  is temperature at which the calibration is performed (25°C). The **Equation (6)** actually provides two values for load current, considering that  $\Delta(dk_{ILIS(cal)})$  can be both positive and negative (see parameter 6.1.47 in **Table 6**).

$$I_{ISO(cal)} = I_{S(cal)1} - \frac{I_{L(cal)1}}{dk_{ILIS(cal)}} = I_{S(cal)2} - \frac{I_{L(cal)2}}{dk_{ILIS(cal)}}$$
(7)




Figure 25 Improved Current Sense Accuracy after 2-Point Calibration

Data Sheet 26 Rev. 1.0, 2014-01-31



# 5.4.3.2 SENSE Signal Timing

Figure 26 shows the timing during settling and disabling of the sense.




Figure 26 Fault Acknowledgement

## 5.4.3.3 SENSE Signal in Case of Short Circuit to $V_{\rm S}$

In case of a short circuit between OUT and VS pin, a major part of the load current will flow through the short circuit. As a result, a lower current compared to the nominal operation will flow through the DMOS of the BTS50045-1TAC, which can be recognized at the current sense signal.

#### 5.4.3.4 SENSE Signal in Case of Over Load

An over load condition is defined by a current flowing out of the DMOS reaching the current over load  $I_{CL}$  or the junction temperature reaches the thermal shutdown temperature  $T_{J(TRIP)}$ . Please refer to **Chapter 5.3.6** for details. In that case, the SENSE signal will be in the range of  $I_{IS(FAULT)}$  when the IN pin stays HIGH.

This is a device with latch function. The state of the device will remain and the sense signal will remain on  $I_{\rm IS(FAULT)}$  until a reset signal comes from the IN pin. For example, when a thermal shutdown happened, even the over temperature condition was disappeared, the DMOS can only be reactivated when a reset signal is send to the IN pin.



# 6 Electrical characteristics BTS50045-1TAC

## 6.1 Electrical Characteristics Table

#### Table 6 Electrical Characteristics: BTS50045-1TAC

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm i}$  = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at  $V_{\rm S}$  = 13.5V,  $T_{\rm J}$  = 25°C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Typ.	Max.		<b>Test Condition</b>	
Operating and Standby Curi	rents				<u> </u>	-	
Operating current (channel active)	$I_{GND}$	_	1.2	3	mA	$V_{IN} \ge 2.2V$	6.1.1
Standby current for whole device with load at ambient	$I_{S(OFF)}$	_	7	18	μА	$V_{\rm S} = 18$ V $V_{\rm OUT} = 0$ V $V_{\rm IN} \le 0.8$ V $V_{\rm J} \le 85$ °C See Figure 27 See Figure 28	6.1.2
Maximum standby current for whole device with load at max unction	$I_{S(OFF)}$	_	20	500	μΑ	$V_{\rm S}$ = 18V $V_{\rm OUT}$ = 0V $V_{\rm IN} \le 0.8$ V $T_{\rm J} \le 150$ °C See Figure 27 See Figure 28	6.1.3
Power Stage				·	·		
ON state resistance in forward condition	$R_{\rm DS(ON)}$	_	6.5	9	mΩ	$I_{\rm L}$ = 70A $V_{\rm IN} \ge 2.2 {\rm V}$ $T_{\rm J}$ = 150°C See Figure 31	6.1.4
ON state resistance in orward condition, Low pattery voltage	$R_{DS(ON)}$	-	15	30	mΩ	$I_{L}$ = 4A $V_{IN} \ge 2.2V$ $V_{S}$ = 5.5V $T_{J}$ = 150°C See Figure 33	6.1.5
ON state resistance in orward condition	$R_{\mathrm{DS}(\mathrm{ON})}$	_	4.5	_	mΩ	$^{1)}I_{L}$ = 70A $V_{IN} \ge 2.2V$ $T_{J}$ = 25°C See Figure 31	6.1.6
ON state resistance in nverse condition	$R_{\mathrm{DS(ON)\_INV}}$	_	6.5	9.5	mΩ	$I_{\rm L}$ = -70A $V_{\rm IN} \ge 2.2 {\rm V}$ $T_{\rm J}$ = 150°C See Figure 11	6.1.7
ON state resistance in inverse condition	$R_{\mathrm{DS(ON)\_INV}}$	_	4.5	_	mΩ	$^{1)}I_{\rm L}$ = -70A $V_{\rm IN} \ge 2.2$ V $T_{\rm J}$ = 25°C See Figure 11	6.1.8



Table 6 Electrical Characteristics: BTS50045-1TAC (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm j}$  = -40°C to +150°C (unless otherwise specified) For a given temperature or voltage range, typical values are specified at  $V_{\rm S}$  = 13.5V,  $T_{\rm J}$  = 25°C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Nominal load current	$I_{L(NOM)}$	19	23	-	А	$T_{\rm A}$ = 85°C <sup>2)</sup> $T_{\rm J} \le 150$ °C	6.1.9
Drain to source smart clamp voltage $V_{\rm DS(CL)}$ = $V_{\rm S}$ - $V_{\rm OUT}$	V <sub>DS(CL)</sub>	28	-	56	V	$I_{DS}$ = 25mA $T_{J}$ = 25°C See <b>Figure 39</b>	6.1.11
Orain to source smart clamp voltage $V_{\rm DS(CL)}$ = $V_{\rm S}$ - $V_{\rm OUT}$	V <sub>DS(CL)</sub>	30	_	60	V	$I_{\rm DS}$ = 25mA $T_{\rm J}$ = 150°C See <b>Figure 39</b>	6.1.12
Output leakage current at ambient	$I_{L(OFF)}$	_	4.5	15	μΑ	$V_{\rm IN} \le 0.8 \text{V}$ $V_{\rm OUT} = 0 \text{V}$ $T_{\rm J} \le 85 ^{\circ} \text{C}$	6.1.13
Output leakage current at max junction temperature	$I_{L(OFF)}$	_	20	500	μΑ	$V_{\rm IN} \le 0.8 \text{V}$ $V_{\rm OUT} = 0 \text{V}$ $T_{\rm J} = 150 ^{\circ} \text{C}$	6.1.14
Turn ON Slew rate $V_{\rm OUT}$ = 25% to 50% $V_{\rm S}$	dV/dt <sub>ON</sub>	0.05	0.3	0.75	V/μs	$R_{\rm L} = 1.0\Omega$ $V_{\rm S} = 13.5 {\rm V}$	6.1.15
Turn OFF Slew rate $V_{\rm OUT}$ = 50% to 25% $V_{\rm S}$	-dV/dt <sub>OFF</sub>	0.05	0.35	1.1	V/μs	See Figure 8 See Figure 33	6.1.16
Turn ON time to $V_{\text{OUT}}$ = 90% $V_{\text{S}}$	t <sub>ON</sub>	-	150	500	μS	See Figure 35	6.1.17
Turn OFF time to $V_{\text{OUT}}$ = 10% $V_{\text{S}}$	t <sub>OFF</sub>	-	180	550	μS	See Figure 36	6.1.18
Turn ON time to $V_{\text{OUT}}$ = 10% $V_{\text{S}}$	t <sub>ON_delay</sub>	-	45	100	μS		6.1.19
Turn OFF time to $V_{\text{OUT}}$ = 90% $V_{\text{S}}$	t <sub>OFF_delay</sub>	-	120	400	μS		6.1.20
Switch ON energy	E <sub>ON</sub>	_	3	_	mJ	$^{1)}R_{\rm L}$ = 1.0 $\Omega$ $V_{\rm S}$ = 13.5V See <b>Figure 37</b>	6.1.21
Switch OFF energy	E <sub>OFF</sub>	-	2	-	mJ	$^{1)}R_{\rm L}$ = 1.0 $\Omega$ $V_{\rm S}$ = 13.5V See <b>Figure 38</b>	6.1.22



Table 6 Electrical Characteristics: BTS50045-1TAC (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm j}$  = -40°C to +150°C (unless otherwise specified) For a given temperature or voltage range, typical values are specified at  $V_{\rm S}$  = 13.5V,  $T_{\rm J}$  = 25°C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Input Pin					<u> </u>		1
LOW level input voltage	$V_{IN(L)}$	_	_	8.0	V	See Figure 41	6.1.23
HIGH level input voltage	$V_{IN(H)}$	2.2	_	_	V	See Figure 42	6.1.24
Input voltage hysteresis	$V_{IN(HYS)}$	_	200	_	mV	1)	6.1.25
LOW level input current	I <sub>IN(L)</sub>	8	_	_	μΑ	$V_{\rm IN} = 0.8 \rm V$	6.1.26
HIGH level input current	I <sub>IN(H)</sub>	_	_	80	μΑ	$V_{IN} \geq 2.2V$	6.1.27
Protection: Loss of ground							1
Output leakage current while module GND disconnected	I <sub>OUT(GND_M)</sub>	0	20	500	μΑ	$V_{\rm S} = 18$ V $V_{\rm OUT} = 0$ V IS & IN pins open GND pin open $V_{\rm J} = 150$ °C See Figure 16	6.1.28
Output leakage current while device GND disconnected	I <sub>OUT(GND)</sub>	0	20	500	μА	$V_{\rm S}$ = 18V GND pin open $V_{\rm IN} \geq 2.2{\rm V}$ 1k $\Omega$ pull down from IS to GND 4.7k $\Omega$ to IN pin $T_{\rm J}$ = 150°C See Figure 16 See Figure 43	6.1.29
Protection: Reverse polarity	Ī	•	•	·	•	•	•
ON state resistance in Infineon <sup>®</sup> Reversave	$R_{\mathrm{DS(ON)\_REV}}$	-	_	9.5	mΩ	$V_{\rm S}$ = 0V $V_{\rm GND}$ = $V_{\rm IN}$ =16V $I_{\rm L}$ = -10A $T_{\rm J}$ = 150°C See Figure 21	6.1.30
ON state resistance in Infineon <sup>®</sup> Reversave	$R_{\mathrm{DS(ON)\_REV}}$	_	4.5	-	mΩ	$^{1)}V_{\rm S}$ = 0V $V_{\rm GND}$ = $V_{\rm IN}$ =16V $I_{\rm L}$ = -10A $T_{\rm J}$ = 25°C See Figure 46	6.1.31
Integrated resistor	R <sub>VS</sub>	_	60	90	Ω	T <sub>J</sub> = 25°C	6.1.32



Table 6 Electrical Characteristics: BTS50045-1TAC (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm j}$  = -40°C to +150°C (unless otherwise specified) For a given temperature or voltage range, typical values are specified at  $V_{\rm S}$  = 13.5V,  $T_{\rm J}$  = 25°C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Protection: Overvoltage	1		1	1		-	1
Overvoltage protection GND pin to $V_{\rm S}$	$V_{\mathrm{S(AZ)\_GND}}$	64	70	80	V	See Figure 20 See Figure 40	6.1.33
Overvoltage protection IS pin to $V_{\rm S}$	$V_{S(AZ)\_IS}$	64	70	80	V	GND and IN pin open See Figure 20 See Figure 40	6.1.34
Protection: Overload							ll .
Current trip detection level	I <sub>CL(0)</sub>	70	100	-	A	$V_{\rm S}$ = 13.5V, static $T_{\rm J}$ = 150°C See <b>Figure 22</b>	6.1.35
	I <sub>CL(0)</sub>	75	105	-	A	$V_{\rm S}$ = 13.5V, static $T_{\rm J}$ = -4025°C See <b>Figure 22</b>	
Current trip maximum level	I <sub>CL(1)</sub>	_	110	150	A	$^{1)}V_{\rm S}$ = 13.5V $dI_{\rm L}/{\rm dt}$ = 1A/ $\mu$ s See <b>Figure 44</b>	
Overload shutdown delay time	t <sub>OFF(TRIP)</sub>	_	8	_	μS	1)	6.1.36
Thermal shutdown temperature	$T_{J(TRIP)}$	150	170 <sup>1)</sup>	2001)	°C	See Figure 22	6.1.37
Thermal shutdown hysteresis	$\Delta T_{J(TRIP)}$	_	10	_	K	1)	6.1.38
Diagnostic Function: Sense	pin						
Sense signal current in fault condition	I <sub>IS(FAULT)</sub>	4	6	8	mA	$V_{\text{IN}}$ = 4.5V $V_{\text{S}}$ - $V_{\text{IS}} \ge 5$ V	6.1.40
Diagnostic Function: Curre	nt sense ratio	signal in	the non	ninal area	a, stabl	e current load cond	dition
Current sense differential ratio	dk <sub>ILIS</sub>	18580	21900	24750	_	$I_{L}$ = 70A $I_{L1}$ = 10A See <b>Equation (4)</b>	6.1.41
Current sense $I_{L} = I_{L0} = 25 \text{mA}$	I <sub>ISO</sub>	_	1	125	μΑ	$V_{\rm IN} \ge 2.2 \rm V$ $V_{\rm S}$ - $V_{\rm IS} \ge 5 \rm V$ $T_{\rm J}$ = -40°C See <b>Figure 24</b>	6.1.42
		_	1	94	μΑ	$V_{\rm IN} \ge 2.2 \text{V}$ $V_{\rm S} - V_{\rm IS} \ge 5 \text{V}$ $T_{\rm J} \ge 25 ^{\circ} \text{C}$ See Figure 24	
Current sense $I_{L} = I_{L1} = 10A$	I <sub>IS1</sub>	300	455	660	μΑ		6.1.43
Current sense $I_{L} = I_{L2} = 20A$	I <sub>IS2</sub>	710	910	1200	μА		6.1.44



#### Table 6 Electrical Characteristics: BTS50045-1TAC (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm j}$  = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at  $V_{\rm S}$  = 13.5V,  $T_{\rm J}$  = 25°C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current sense $I_{L} = I_{L3} = 40A$	I <sub>IS3</sub>	1.52	1.83	2.28	mA		6.1.45
Current sense $I_{L} = I_{L4} = 70A$	I <sub>IS4</sub>	2.73	3.20	3.89	mA		6.1.46
Current sense ratio spread over temperature and repetitive pulse operation after 2-points calibration	$\Delta (dk_{\rm ILIS(cal)})$	_	±8	_	%	<sup>1)</sup> See <b>Figure 25</b>	6.1.47
Temperature coefficient for I <sub>ISO(cal)</sub>	$\alpha_{ISO}$	_	3.8	-	‰/K	1) see Equation (6) and Equation (7)	6.1.54
Diagnostic Function: Diagno	ostic timing in	norma	conditio	n			
Current sense propagation time until 90% of $I_{\rm IS}$ stable after positive input slope on IN pin	<i>t</i> <sub>pIS(ON)_90</sub>	0	_	700	μS	$V_{\rm IN} \ge 2.2 {\rm V}$ $V_{\rm S} = 13.5 {\rm V}$ $R_{\rm L} = 1.0 {\rm \Omega}$ See Figure 26	6.1.48
Current sense settling time to $I_{\rm IS}$ stable after positive input slope on IN pin	$t_{\sf sis(ON)}$	_	_	3000	μS	$V_{\rm IN} \ge 2.2 {\rm V}$ $V_{\rm S} = 13.5 {\rm V}$ $R_{\rm L} = 1.0 {\rm \Omega}$ See Figure 26	6.1.49
I <sub>IS</sub> leakage current when IN disabled	I <sub>IS(OFF)</sub>	0	0.05	1	μΑ	$V_{\rm IN} \leq 0.8 { m V}$ $R_{\rm IS}$ =1k $\Omega$	6.1.50
Current sense propagation time after load jump during ON condition	t <sub>sIS(ON)_</sub> J	_	350	_	μs	$^{1)}V_{\rm IN} \ge 2.2 {\rm V}$ $dI_{\rm L}/dt = 0.4 {\rm A/\mu s}$	6.1.51
Diagnostic Function: Diagno	ostic timing in	overlo	ad condit	ion			
Current sense propagation time for short circuit detection	t <sub>pIS(FAULT)</sub>	0	_	100	μs	$^{1)}V_{\text{IN}} \ge 2.2\text{V}$ from $V_{\text{OUT}} = V_{\text{S}} - 3\text{V}$ to $I_{\text{IS(FAULT)_min}}$ See <b>Figure 26</b>	6.1.52
Delay time to reset fault signal at IS pin after turning OFF $V_{\mathrm{IN}}$	$t_{\sf IN(RESETDELAY)}$	250	1000	1500	μS	1)	6.1.53
Timing: Inverse Behavior							
Propagation time from $V_{\text{OUT}} > V_{\text{S}}$ to fault disable	$t_{ m p,INV,noFAULT}$	_	4	-	μS	<sup>1)</sup> See <b>Figure 12</b>	6.1.55
Propagation time from $V_{OUT} < V_{S}$ to fault enable	$t_{ m p,noINV,FAULT}$	_	10	_	μS	<sup>1)</sup> See <b>Figure 12</b>	6.1.56

- 1) Not subject to production test, specified by design
- 2) Value is calculated from the parameters typ.  $R_{\text{thJA}(2s2p)}$ , with 65K temperature increase, typ. and max.  $R_{\text{DS}(\text{ON})}$
- 3) All pins are disconnected except  $V_{\rm S}$  and OUT

## 6.2 General Product Characteristics

#### **Typical Performance Characteristics**

Figure 27 Standby Current for Whole Device with Figure 28 Standby Current for Whole Device with Load,  $I_{S(OFF)} = f(V_S, T_J)$  Load,  $I_{S(OFF)} = f(T_J)$  at  $V_S = 13.5$ V





Figure 29 GND Leakage Current  $I_{GND(OFF)} = f(V_S, T_J)$ 






Figure 30 GND Leakage Current  $I_{GND(OFF)} = f(T_J)$  at  $V_S = 13.5V$ 






Figure 31 ON State Resistance  $R_{DS(ON)} = f(V_S, T_J), I_L = 10A \dots 70A$ 




Figure 33 Turn ON Time  $t_{\rm ON}$  = f( $V_{\rm S},\,T_{\rm J}$ ),  $R_{\rm L}$  = 1.0 $\Omega$ 




Figure 32 ON State Resistance  $R_{DS(ON)} = f(T_J), V_S = 13.5 \text{V}, I_L = 10 \text{A}...70 \text{A}$ 




Figure 34 Turn OFF Time  $t_{OFF} = f(V_S, T_J), R_L = 1.0\Omega$ 






Figure 35 Slew Rate at Turn ON  $dV/t_{ON} = f(V_S, T_J), R_L = 1.0\Omega$ 




Figure 36 Slew Rate at Turn OFF  $dV/t_{OFF} = f(V_S, T_J), R_L = 1.0\Omega$ 




Figure 37 Switch ON Energy  $E_{ON} = f(V_S, T_J), R_L = 1.0\Omega$ 

10

15

V<sub>s</sub> [V]

20

25

30

5

0




Figure 38 Switch OFF Energy  $E_{\text{OFF}} = f(V_{\text{S}}, T_{\text{J}}), R_{\text{L}} = 1.0\Omega$ 






Figure 39 Drain to Source Clamp Voltage  $V_{\rm DS(CL)} = {\rm f}(T_{\rm J}), I_{\rm L} = 25{\rm mA}$ 




Figure 41 LOW Level Input Voltage  $V_{\text{IN(L)}} = f(V_{\text{S}}, T_{\text{J}})$ 




Figure 40 Overvoltage Protection  $V_{S(AZ)\_GND} = f(T_J), \ V_{S(AZ)\_IS} = f(T_J)$ 




Figure 42 HIGH Level Input Voltage  $V_{\text{IN(H)}} = f(V_{\text{S}}, T_{\text{J}})$ 







Figure 43 Output Leakage Current while Device GND Disconnected,  $I_{\text{OUT(GND)}} = f(V_{\text{S}}, T_{\text{J}})$ 

Figure 44 Overload Detection Current  $I_{CL(1)} = f(dI_L/dt, T_J), V_S = 13.5V$ 



250 -40°C 25°C 150°C 200 I<sub>CL,max</sub> [A] 150 100 50 0 0 2 6 10 4 8 dl/dt<sub>SC</sub> [A/us]

Figure 45 Resistance in Reversave  $R_{\rm DS(ON)\_REV} = {\rm f}(V_{\rm S},\,T_{\rm J}),\,I_{\rm L} = -70{\rm A}$ 




Figure 46 Resistance in Reversave  $R_{\rm DS(ON)\_REV} = {\rm f}(V_{\rm S},\,T_{\rm J}),\,I_{\rm L} = {\rm -10A}$ 








Figure 47 Input Current  $I_{\rm IN}$  = f( $T_{\rm J}$ )  $V_{\rm S}$  = 13.5V;  $V_{\rm IN(L)}$  = 0.8V;  $V_{\rm IN(H)}$  = 5.0V









Figure 49 GND current  $I_{GND} = f(V_S, T_J)$  $V_{IN} = 2.2V$ 





**Package Outlines** 

# 7 Package Outlines




Figure 50 PG-TO-263-7-8 (RoHS-Compliant)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



**Application Information** 

# 8 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 51 Application Diagram with BTS50045-1TAC

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

Table 7 Bill of material

Reference	Value	Purpose
$R_{IN}$	4.7kΩ	Protection of the microcontroller during overvoltage, reverse polarity allows BTS50045-1TAC channels OFF during loss of ground
$\overline{R_{IS}}$	1kΩ	Sense resistor
R <sub>SENSE</sub>	4.7kΩ	Protection of the microcontroller during overvoltage Protection of the BTS50045-1TAC during reverse polarity
$\overline{Z_{a}}$	Zener diode	Protection of the BTS50045-1TAC during loss of load with primary charged inductance, see <b>Chapter 5.3.2</b>
$Z_{\rm b}$	Zener diode	Protection of the BTS50045-1TAC during loss of battery or against huge negative pulse at OUT (like ISO pulse 1), see <b>Chapter 5.3.2</b>
C <sub>SENSE</sub>	10nF	Sense signal filtering
C <sub>VS</sub>	100nF	Improved EMC behavior (in layout, pls. place close to the pins)



# **Application Information**

## Table 7 Bill of material

Reference	Value	Purpose
$\overline{C_{OUT}}$	10nF	Improved EMC behavior (in layout, pls. place close to the pins)
C <sub>IN</sub>	220nF	BTS50045-1TAC tends to latched switch-off due to short negative transients on supply pin; $C_{\rm IN}$ automatically resets the device

Data Sheet 41 Rev. 1.0, 2014-01-31



**Application Information** 

# 8.1 Further Application Information

- Please contact us for information regarding the pin FMEA
- For further information you may contact <a href="http://www.infineon.com/">http://www.infineon.com/</a>

Data Sheet 42 Rev. 1.0, 2014-01-31



**Revision History** 

# 9 Revision History

Revision	Date	Changes
1.0	2014-01-31	Datasheet release

Edition 2014-01-31

Published by Infineon Technologies AG 81726 Munich, Germany © 2014 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.