

September 1986 Revised March 2000

# DM74AS08 Quad 2-Input AND Gate

### **General Description**

This device contains four independent gates, each of which performs the logic AND function.

#### **Features**


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky, low power Schottky, and advanced low power Schottky TTL counterpart
- Improved AC performance over Schottky, low power Schottky and advanced low power Schottky counterparts

# **Ordering Code:**

Order Number	Package Number	Package Description
DM74AS08M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS08N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**



#### **Function Table**

Inp	uts	Output
Α	В	Y
L	L	L
L	Н	L
Н	L	L
ш	ш	н

 $\mathbf{Y} = \mathbf{A}\mathbf{B}$ 

H = HIGH Logic Level L = LOW Logic Level

# **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ 

Storage Temperature Range -65°C to +150°C

Typical  $\theta_{JA}$ 

N Package 84.0°C/W M Package 114.0°C/W Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>OH</sub>	HIGH Level Output Current			-2	mA
I <sub>OL</sub>	LOW Level Output Current			20	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C


#### **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	ymbol Parameter Conditions		ons	Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	HIGH Level	$I_{OH} = -2 \text{ mA}$		V <sub>CC</sub> - 2			V
	Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$				V	
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = 4.5V			0.35	0.5	V
Output Voltage I <sub>OL</sub> = 20		$I_{OL} = 20 \text{ mA}$			0.55	0.5	v
I	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
Io	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V	Outputs HIGH		5.8	9.3	mA
			Outputs LOW		14.9	24	mA

# **Switching Characteristics**

Symbol	Parameter	Conditions	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay Time	V <sub>CC</sub> = 4.5V to 5.5V	1	5.5	ns
	LOW-to-HIGH Level Output	$R_L = 500\Omega$			
t <sub>PHL</sub>	Propagation Delay Time	$C_L = 50 \text{ pF}$	1	5.5	ns
	HIGH-to-LOW Level Output		'	5.5	115



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M14A

#### DM74AS08 Quad 2-Input AND Gate Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\frac{0.620 - 8.128}{(7.620 - 8.128)}$ 0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ $(1.905 \pm 0.381)$ (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 <sup>+0.040</sup> -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016

N144 (REV.F)

www.fairchildsemi.com