

Technical documentation





**DS90UB954-Q1** [SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023

**DS90UB954-Q1 Dual 4.16 Gbps FPD-Link III Deserializer Hub With MIPI CSI-2 Outputs for 2MP/60fps Cameras and RADAR**

# **1 Features**

<span id="page-0-0"></span>**TEXAS** 

**INSTRUMENTS** 

- AEC-Q100 qualified for automotive applications – Device temperature grade 2: –40℃ to +105℃ ambient operating temperature range
- Dual deserializer hub aggregates one or two active sensors over FPD-Link III interface
- Power-Over-Coax (PoC) compatible transceiver
- MIPI DPHY Version 1.2 / CSI-2 Version 1 .3
	- compliant
	- CSI-2 output ports
	- Supports 1, 2, 3, 4 data lanes
	- CSI-2 data rate scalable for 400 Mbps / 800 Mbps / 1.5 Gbps / 1.6 Gbps each data lane
	- Programmable data types
	- Four virtual channels
	- ECC and CRC generation
- 2x2 Output replication mode
- Ultra-low data and control path latency
- Supports single-ended coaxial or Shielded Twisted-Pair (STP) cable
- Adaptive receive equalization
- I2C with fast-mode plus up to 1 Mbps
- Flexible GPIOs for camera synchronization and diagnostics
- Compatible with DS90UB935-Q1, DS90UB953- Q1, DS90UB933-Q1 and DS90UB913A-Q1 serializers
- Line fault detection and advanced diagnostics
- ISO 10605 and IEC 61000-4-2 ESD compliant

# **2 Applications**

- Automotive ADAS
	- [Rear View Cameras \(RVC\)](https://www.ti.com/solution/automotive-rear-camera)
	- [Surround View Systems \(SVS\)](https://www.ti.com/solution/surround-view-system-ecu)
	- [Camera Monitor Systems \(CMS\)](https://www.ti.com/solution/mirror-replacement-camera-mirror-system)
	- [Forward Vision Cameras \(FC\)](https://www.ti.com/solution/automotive-front-camera)
	- [Driver Monitoring Systems \(DMS\)](https://www.ti.com/solution/driver-monitoring)
	- [Satellite RADAR](https://www.ti.com/solution/automotive-radar-module-without-processing), [Time of Flight \(ToF\) and](https://www.ti.com/solution/automotive-mechanically-scanning-lidar)  [LIDAR Sensor Modules](https://www.ti.com/solution/automotive-mechanically-scanning-lidar)
- **[Security and Surveillance](https://www.ti.com/solution/ip-network-camera)**
- [Industrial and Medical Imaging](https://www.ti.com/solution/ultrasound-scanner)

# **3 Description**

The DS90UB954-Q1 is a versatile dual deserializer hub capable of receiving serialized sensor data from one or two independent sources through an FPD-Link III interface. When paired with a DS90UB953- Q1 serializer, the DS90UB954-Q1 receives data from imagers, supporting 2MP/60fps and 4MP/30fps cameras as well as satellite RADAR and other sensors such as ToF and LIDAR. Data is received and aggregated into a MIPI CSI-2 compliant output for interconnect to a downstream processor. For sensors with DS90UB933-Q1 and DS90UB913A-Q1 serializers, the DS90UB954-Q1 receives and aggregates data from one or two sensors including Full HD 1080p 2MP 60/fps imager sensors. When configuring the CSI-2 interface for 2-lane operation, a duplicate MIPI CSI-2 clock lane is available to provide a replicated output. Replication mode creates two copies of the aggregated video stream for data logging and parallel processing.

The DS90UB954-Q1 and partner DS90UB953-Q1 chipset is AEC-Q100 qualified and designed to receive data across either 50-Ω single-ended coaxial or 100-Ω differential STP cables. The deserializer hub is ideal for Power-over-Coax applications and the receive equalizer automatically adapts to compensate for cable loss characteristics with no additional programming required, including cable degradation over time.

Each FPD-Link III interface includes a separate low latency bidirectional control channel (BCC) that continuously conveys I2C, GPIO, and other control information. GPIO signals purposed for sensor synchronization and diagnostic features also make use of the BCC.

#### **Device Information**



(1) For all available packages, see the orderable addendum at the end of the data sheet.



### **Typical Application Schematic**



# **Table of Contents**





# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.







# **Changes from Revision A (September 2018) to Revision B (December 2018) Page**

• Changed the intended content bandwidth limit from 2.528 Gbps to 3.328 Gbps .. [44](#page-43-0)

# **Changes from Revision \* (August 2017) to Revision A (September 2018) Page**



#### **DS90UB954-Q1**

[SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023 **[www.ti.com](https://www.ti.com)**





<span id="page-4-0"></span>

# **5 Pin Configuration and Functions**



**Figure 5-1. RGZ Package 48-Pin VQFN Top View** 

**Table 5-1. Pin Functions**





#### **Table 5-1. Pin Functions (continued)**





### **Table 5-1. Pin Functions (continued)**





#### **Table 5-1. Pin Functions (continued)**



The definitions below define the functionality of the I/O cells for each pin. TYPE:

- $\cdot$  I = Input
- $\bullet$  O = Output
- I/O = Input/Output
- S = Configuration pin (All strap pins have internal pulldowns. If the default strap value is needed to be changed then use an external resistor.)
- PD = Internal pulldown
- OD = Open Drain
- $\bullet$  P, G = Power supply, ground
- D = Decoupling pin for internal voltage rail

<span id="page-8-0"></span>

## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)



(1) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office or Distributors for availability and specifications.

(2) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **6.2 ESD Ratings**



(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



## <span id="page-9-0"></span>**6.3 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)



#### (1) DC-50 MHz

## **6.4 Thermal Information**



(1) Thermal data in accordance with JESD51. For more information about traditional and new thermal metrics, see the *[Semiconductor and](https://www.ti.com/lit/pdf/SPRA953) [IC Package Thermal Metrics](https://www.ti.com/lit/pdf/SPRA953)* application report, SPRA953.

<span id="page-10-0"></span>

mA

mA

mA

mA

mA

mA

## **6.5 DC Electrical Characteristics**



**DESERIALIZER SUPPLY CURRENT**

**- FPD-Link III Rx Port0 AND Rx Port1 PAIRED WITH 2x DS90UB933**

## **6.5 DC Electrical Characteristics (continued)**





# **6.5 DC Electrical Characteristics (continued)**





## <span id="page-13-0"></span>**6.5 DC Electrical Characteristics (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified.



(1)  $V_{(VDDIO)} = 1.8 V \pm 5\% \textbf{ OR } 3.3 V \pm 10\%$ 

<span id="page-14-0"></span>

## **6.6 AC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.



(1) The backchannel data rate (Mbps) listed is for the encoded back channel data stream. The internal reference frequency used to generate the encoded back channel data stream is two times the back channel datarate.



## <span id="page-15-0"></span>**6.7 AC Electrical Characteristics CSI-2**





# **6.7 AC Electrical Characteristics CSI-2 (continued)**





# **6.7 AC Electrical Characteristics CSI-2 (continued)**



<span id="page-18-0"></span>

## **6.7 AC Electrical Characteristics CSI-2 (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified.



# **6.8 Recommended Timing for the Serial Control Bus**

Over I<sup>2</sup>C supply and temperature ranges unless otherwise specified.





# **6.8 Recommended Timing for the Serial Control Bus (continued)**

Over I<sup>2</sup>C supply and temperature ranges unless otherwise specified.



<span id="page-20-0"></span>

### **6.9 Timing Diagrams**



**Figure 6-1. LVCMOS Transition Times**



**Figure 6-2. FPD-Link III Receiver VID, VIN, VCM** 



**Figure 6-3. Deserializer Data Lock Time**



**Figure 6-4. I2C Serial Control Bus Timing**



**Figure 6-5. Clock and Data Timing in HS Transmission**



**Figure 6-7. Switching the Clock Lane Between Clock Transmission and Low-Power Mode**





**Figure 6-8. Long Line Packets and Short Frame Sync Packets**



**Figure 6-9. CSI-2 General Frame Format**

Texas **INSTRUMENTS** 





*2 CSI-2 Data Lane Configuration*



<span id="page-24-0"></span>

# **6.10 Typical Characteristics**



**Figure 6-11. Forward Channel Monitor Loop Through Typical Rx Waveform (CMLOUT)**

**Figure 6-12. Back Channel Output Typical Waveform**



# <span id="page-25-0"></span>**7 Detailed Description**

### **7.1 Overview**

The DS90UB954-Q1 is a versatile deserializer that aggregates up to two inputs acquired from a FPD-Link III stream and transmits the received data over a MIPI camera serial interface (CSI-2). When coupled with an ADAS FPD-Link III serializer (DS90UB953-Q1, DS90UB935-Q1, DS90UB933-Q1 or DS90UB913A-Q1), the DS90UB954-Q1 receives data streams from multiple sensors to be multiplexed on the same CSI-2 links. When paired with the DS90UB953-Q1 or the DS90UB935-Q1, the DS90UB954-Q1 operates at full features, and in backwards compatible mode with DS90UB933-Q1 serializer or DS90UB913A-Q1, operates with basic functionality.

#### **Table 7-1. Serializer Compatibility**



#### **7.1.1 Functional Description**

The DS90UB954-Q1 FPD-Link III Deserializer, in conjunction with an ADAS FPD-Link III serializer supports the video transport needs with an ultra-high speed forward channel and an embedded bidirectional control channel. The DS90UB954-Q1 received data is output from a configurable MIPI CSI-2 port. The CSI-2 port may be configured as either a single CSI-2 output with four lanes up to 1.662 Gbps per lane or as two 2 lane CSI-2 outputs for sending replicated data on both ports. A second differential clock is available for the second replicated output when configured for dual CSI-2 outputs supporting one clock lane and one or two data lanes each. The DS90UB954-Q1 can support multiple data formats and different resolutions as provided by the sensor. Conversion between different data formats is not supported. The CSI-2 Tx module accommodates both image data and non-image data (including synchronization or embedded data packets).

The DS90UB954-Q1 CSI-2 interface combines each of the sensor data streams into packets designated for each virtual channel. The output generated is composed of virtual channels to separate different streams to be interleaved. Each virtual channel is identified by a unique channel identification number in the packet header.

When the DS90UB954-Q1 is paired with a DS90UB953-Q1 or DS90UB935-Q1 serializer, the received FPD-Link III forward channel is constructed in 40-bit long frames. Each encoded frame contains video payload data, I2C forward channel data, and additional information on framing, data integrity and link diagnostics. The high-speed, serial bit stream from the DS90UB953-Q1 or DS90UB935-Q1 contains an embedded clock and DC-balancing ensuring sufficient data line transitions for enhanced signal quality. When paired with ADAS serializers in RAW input mode, the received FPD-Link III forward channel is similarly constructed at a lower line rate in 28-bit long frames. The DS90UB954-Q1 device recovers a high-speed, FPD-Link III forward channel signal and generates a bidirectional control channel control signal in the reverse channel direction. The DS90UB954-Q1 converts the FPD-Link III stream into a MIPI CSI-2 output interface designed to support automotive sensors, including 2MP/60fps and 4MP/30fps image sensors .

The DS90UB954-Q1 device has two receive input ports to accept up to two sensor streams simultaneously. The control channel function of the DS90UB95x-Q1 chipset provides bidirectional communication between the image sensors and ECU. The integrated bidirectional control channel transfers data bidirectionally over the same differential pair used for video data interface. This interface offers advantages over other chipsets by eliminating the need for additional wires for programming and control. The bidirectional control channel bus is controlled through an I2C port. The bidirectional control channel offers continuous low latency communication and is not dependent on video blanking intervals. The DS90UB95x-Q1 chipset can operate entirely off of the back channel frequency clock generated by the DS90UB954-Q1 and recovered by the DS90UB953-Q1 or DS90UB935-Q1. The DS90UB953-Q1 or DS90UB935-Q1 provides the reference clock source for the sensor based on the recovered back channel clock. Synchronous clocking mode provides distinct advantages in a multisensor system by locking all of the sensors and the receiver to a common reference in the same clock domain, which reduces or eliminates the need for data buffering and re-synchronization. This mode also eliminates the cost, space, and potential failure point of a reference oscillator within the sensor. The DS90UB95x-Q1 chipset offer customers the choice to work with different clocking schemes. The DS90UB95x-Q1 chipset can also use

<span id="page-26-0"></span>

an external oscillator as the reference clock source for the PLL or CSI CLK from the sensor as the primary reference clock to the serializer (see the [DS90UB953-Q1](http://www.ti.com/product/DS90UB953-Q1) data sheet).

### **7.2 Functional Block Diagram**



**Figure 7-1. Functional Block Diagram**

### **7.3 Feature Description**

The DS90UB954-Q1 provides a flexible deserializer for automotive sensor applications. The device includes two FPD-Link III inputs for sensor data streams from one or two DS90UB953-Q1 or DS90UB935-Q1 serializers. The FPD-Link III interface is also backward compatible with DS90UB933-Q1 and DS90UB913A-Q1 ADAS serializers. Data received from the two input ports is aggregated onto a CSI-2 TX output with up to 4 data lanes.

## **7.4 Device Functional Modes**

The DS90UB954-Q1 supports two main FPD-Link III operating modes:

- CSI-2 Mode (DS90UB953-Q1 and DS90UB935-Q1 compatible)
- RAW Mode (DS90UB913A-Q1 and DS90UB933-Q1 compatible)

The two modes mainly control the FPD-Link III receiver operation of the device. In both cases, the output format for the device is CSI-2 through the CSI-2 transmit port.

Each input port can be individually configured for CSI-2 or RAW modes of operation.

The input mode of operation is controlled by the FPD3\_MODE (Register 0x6D[1:0]) setting in the Port Configuration register. The input mode may also be controlled by the MODE strap pin.

### **7.4.1 CSI-2 Mode**

When operating in CSI-2 FPD-Link III input mode (with DS90UB953-Q1 or DS90UB935-Q1), the DS90UB954- Q1 receives CSI-2 formatted data on one or two FPD-Link III input ports and forwards the data to the CSI-2 transmit port. The deserializer can operate in CSI-2 mode with synchronous back channel reference or non-synchronous mode. The forward channel line rate is independent of the CSI-2 rate in synchronous or non-synchronous with external clock mode. Each CSI-2 mode supports remapping of Virtual Channel IDs at the

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNLS570C&partnum=DS90UB954-Q1)* 27



<span id="page-27-0"></span>input of each receive port. This allows handling of conflicting VC-IDs for input streams from dual sensors and sending those streams to the same CSI-2 transmit port.

In CSI-2 mode each deserializer Rx Port can support an FPD-Link line rate up to 4.16 Gbps, where the forward channel and back channel rates are based on the reference frequency used for the serializer:

- In Synchronous mode based on REFCLK input frequency reference, the FPD-Link line rate is a fixed value of 160  $\times$  REFCLK. FPD3 PCLK = 4  $\times$  REFCLK and Back channel rate = 2  $\times$  REFCLK. For example with REFCLK = 25 MHz, line rate = 4.0 Gbps, FPD3\_PCLK = 100 MHz, back channel data rate = 50 Mbps. The sensor CSI-2 rate is independent of the line rate and Tx CSI-2 rate in synchronous clocking mode and can be up to 3.328 Gbps.
- In Non-synchronous clocking mode when the DS90UB953-Q1 or DS90UB935-Q1 uses external reference clock ( $f_{CLKIN}$ ) the FPD-Link line rate is typically  $f_{CLKIN} \times 80$ , FPD3\_PCLK = 2  $\times$   $f_{CLKIN}$  or 1 x  $f_{CLKIN}$  and back channel data rate is set to 10 Mbps. For example, with  $f_{CLKIN}$  = 50 MHz, line rate = 4Gbps, FPD3\_PCLK = 100 MHz, and the back channel rate is 10 Mbps. The sensor CSI-2 rate is independent of the  $f_{CLKIN}$ .

### **7.4.2 RAW Mode**

When operating in Raw FPD-Link III input mode, the DS90UB954-Q1 receives RAW10 or RAW12 data from a DS90UB9x3x-Q1 serializer. The data is translated into a RAW10 or RAW12 CSI-2 video stream for forwarding to the CSI-2 transmit port. For each input port, the CSI-2 packet header VC-ID and Data Type are programmable.

DVP RAW8 data format is also supported in serializer RAW10 transmit mode with 8/10 data input bits (MSB or LSB) connected to the serializer DVP source. DVP format serializer inputs must have discrete synch signals. When paired with DS90UB913A-Q1 or DS90UB933-Q1 serializers, the DS90UB954-Q1 utilizes the HSYNC and VSYNC inputs to construct the MIPI CSI-2 Tx data packets. Ensure the Frame Valid to Line Valid setup time is configured appropriately for DVP input system use cases as a minimum setup timing is required as per [Table](#page-39-0) [7-11.](#page-39-0)

In RAW mode the DS90UB954-Q1 deserializer each Rx Port can support up to:

- 12 bits of DATA + 2 SYNC bits for an input PCLK range of 37.5 MHz to 100 MHz (75 MHz for 913A-Q1) in the 12-bit, high frequency mode. Line rate =  $f_{PCLK} \times (2/3) \times 28$ ; for example,  $f_{PCLK} = 100$  MHz, line rate = (100) MHz)  $\times$  (2/3)  $\times$  28 = 1.87 Gbps. Note: No HS/VS restrictions (raw).
- 10 bits of DATA + 2 SYNC bits for an input PCLK range of 50 MHz to 100 MHz in the 10-bit mode. Line rate  $=$  f<sub>PCLK</sub>/2 × 28; for example, f<sub>PCLK</sub> = 100 MHz, line rate = (100 MHz/2) × 28 = 1.40 Gbps. Note: HS/VS is restricted to no more than one transition per 10 PCLK cycles.
- 12 bits of DATA + 2 bits SYNC for an input PCLK range of 25 MHz to 50 MHz in the 12-bit low frequency mode. Note: No HS/VS restrictions (raw).

When operating with DVP serializer, the DS90UB954-Q1 deserializer also supports DVP formats such as YUV-422 which have the same pixel packing as RAW8, RAW10 or RAW12. For example; there are 3 YUV CSI-2 data types that have the same pixel packing as RAW10: YUV420 10 bit, YUV420 10 bit Chroma shifted or YUV422 10bit. These formats can be used as well as 8 bit and 12 bit YUV formats which adhere to the same structure as RAW8 and RAW12 respectively.

### **7.4.3 RX MODE Pin**

Configuration of the FPD-Link III operating input mode may be done through the MODE input strap pin, or through the configuration register bits. A pullup resistor and a pull-down resistor of suggested values may be used to set the voltage ratio of the MODE input ( $V_{TARGE}$ ) and  $V_{(VDD18)}$  to select one of the 8 possible selected modes. The DS90UB954-Q1 waits 1 ms after PDB goes high to allow time for power supply transients before sampling the MODE pin strap value and configuring the device to set the I2C address. Possible configurations are:

- CSI-2 input Rx REFCLK mode
- 12-bit HF / 12-bit LF / 10-bit DVP Rx modes

<span id="page-28-0"></span>



**Figure 7-2. Strap Pin Connection Diagram**



#### **Table 7-2. Strap Configuration Mode Select**

The strapped values can be viewed and modified in the following locations:

- RX Mode Port Configuration FPD3\_MODE (Register 0x6D[1:0])
- Clock Mode Device Status and CSI\_PLL\_CTL (Register bits 0x04[4] and 0x1F[1:0])

### **7.4.4 REFCLK**

A valid 23-MHz to 26-MHz reference clock is required on the REFCLK pin 5 for precise frequency operation. The REFCLK frequency defines all internal clock timers, including the back channel rate, I2C timers, CSI-2 datarate, FrameSync signal parameters, and other timing critical internal circuitry. REFCLK input must be continuous. If the REFCLK input does not detect a transition more than 20 µS, this may cause a disruption in the CSI-2 output. REFCLK should be applied to the DS90UB954-Q1 only when the supply rails are above minimum levels (see [Section 9.2](#page-148-0)). At start-up, the DS90UB954-Q1 defaults to an internal oscillator to generate an backup internal reference clock at nominal frequency of 25 MHz ±10%.

The REFCLK LVCMOS input oscillator specifications are listed in Table 7-3.







#### **Table 7-3. REFCLK Oscillator Specifications (continued)**

<span id="page-29-0"></span>

#### **7.4.5 Crystal Recommendations**

A 25-MHz, parallel, 18-pF load crystal resonator should be used if a crystal source is desired. Figure 7-3 shows a typical connection for a crystal resonator circuit. The load capacitor values will vary with the crystal vendors; check with the vendor for the recommended loads.



**Figure 7-3. Crystal Oscillator Circuit**

As a starting point for evaluating an oscillator circuit, if the requirements for the crystal are not known, CL1 and CL2 should be set at 27 pF and R1 should be set at 0 Ω. Specification for 25-MHz crystal are listed in Table 7-4.

#### **Table 7-4. 25 MHz Crystal Specifications**



### **7.4.6 Receiver Port Control**

The DS90UB954-Q1 can support single or dual simultaneous inputs to Rx port 0 and Rx port 1. The Receiver port control register RX\_PORT\_CTL 0x0C [\(Table 7-31\)](#page-74-0) allows for disabling one or both of the Rx inputs when not in use. These bits can only be written by a local I2C controller at the deserializer side of the FPD-Link.

Each FPD-Link III Receive port has a unique set of registers that provides control and status corresponding to Rx port 0 or Rx port 1. Control of the FPD-Link III port registers is assigned by the FPD3\_PORT\_SEL register, which sets the page controls for reading or writing individual ports unique registers. For each of the FPD-Link III Receive Ports, the FPD3\_PORT\_SEL 0x4C register defaults to selecting that port's registers as detailed in register description [\(Table 7-86\)](#page-93-0).

As an alternative to paging to access FPD-Link III Receive unique port registers, separate I2C addresses may be enabled to allow direct access to the port-specific registers. The Port I2C address registers allow programming a separate 7-bit I2C address to allow access to unique, port-specific registers without paging. I2C commands to these assigned I2C addresses are also allowed access to all shared registers (see [Table 7-179\)](#page-129-0).

#### *7.4.6.1 Video Stream Forwarding*

Video stream forwarding is handled by the Rx Port forwarding control in register 0x20 (see *[Section 7.6.33](#page-81-0)*). Forwarding from input ports are disabled by default and must be enabled using per-port controls. Different options for forwarding CSI-2 packets can also be selected as described starting in *[Section 7.4.28](#page-47-0)*.

### **7.4.7 LOCK and PASS Status**

The DS90UB954-Q1 provides dedicated PASS and LOCK outputs for monitoring status as well as through the DEVICE\_STS register (address 0x04).The source of the deserializer LOCK and PASS signals for pin monitoring



and interrupt operation is also controlled by the LOCK SEL and PASS\_SEL fields in the RX\_PORT\_CTL register. The source of the LOCK and PASS can be allocated to either of the following system use cases: 00: Port 0 Receiver, 01: Port 1 Receiver, 10: Any Enabled Receiver Port (Logical OR), and 11: All Enabled Receiver Ports (logical AND). At start-up, the deserializer will synchronize with the input signal provided by the serializer and assert the LOCK indication once stable. The lock detect circuit includes an option to check for link bit errors as part of the lock detection and determine if LOCK is lost. The Receive Port Lock status is available for each port through the RX\_PORT\_STS1 register 0x4D. The LOCK status may also be used to enable video forwarding and other options. I2C communication across the FPD-Link should be attempted only during LOCK condition.

In RAW12 HF mode, the LOCK pin is only high if there is a link with a serializer that has an active PCLK input. LOCK is low if there is a serializer connected and there is a link established using the internal oscillator of the serializer. Therefore, when using this mode, it is preferred to use the port-specific LOCK\_STS register (0x4D[0]), which is high when linked to a serializer with internal oscillator. This LOCK STS signal can also be an output to a GPIO pin for monitoring in real time. Once LOCK\_STS is high for a specific port, remote I2C is available to that serializer. In RAW 10-bit mode, the LOCK pin is high when there is a link with a serializer regardless of whether there is an active PCLK input. The port-specific LOCK\_STS register is also valid in either of these modes.

If the deserializer loses LOCK, the receiver will reset and perform the LOCK algorithm again to reacquire the serial data stream sent by the serializer. The receive port will truncate video frames containing errors and resume forwarding the video when LOCK is re-established.

The Receive port will indicate Pass status once specific conditions are met, including a number of valid frames received. Valid frames may include requiring no link bit errors and consistent frame size including video line length or number of video lines. The receive port may be programmed to truncate video frames containing errors and prevent the forwarding of video until the Pass conditions are met.

#### **7.4.8 Input Jitter Tolerance**

Input jitter tolerance is the ability of the Clock and Data Recovery (CDR) Phase-Lock Loop ( PLL) of the receiver to track and recover the incoming serial data stream. Jitter tolerance at a specific frequency is the maximum jitter permissible before data errors occur. The following shows the allowable total jitter of the receiver inputs and must be less than the values in the chart.



**Figure 7-4. Input Jitter Tolerance Plot**





(1) FPD3\_PCLK is proportional to REFCLK, CSI-2 or PCLK frequency based on the operating MODE (*[Section 7.4](#page-26-0)*): CSI-2 mode: 4×REFCLK or CSI-2 CLK/4 (typ) RAW 10-bit mode: PCLK\_Freq. / 2 RAW 12-bit HF mode: PCLK\_Freq. x 2/3

#### <span id="page-31-0"></span>**DS90UB954-Q1** [SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023 **[www.ti.com](https://www.ti.com)**



#### **7.4.9 Adaptive Equalizer**

The FPD-Link III receiver inputs incorporates an adaptive equalizer (AEQ), to compensate for signal degradation from the communications channel and interconnect components. Each RX port signal path continuously monitors cable characteristics for long-term cable aging and temperature changes. The AEQ is primarily intended to adapt and compensate for channel losses over the lifetime of a cable installed in an automobile. The AEQ attempts to optimize the equalization setting of the RX receiver. This adaption includes compensating insertion loss from temperature effects and aging degradation due to bending and flexion. To determine the maximum cable reach, factors that affect signal integrity such as jitter, skew, inter-symbol interference (ISI), crosstalk, and so forth, must also be considered. The equalization configuration and status are programmed in registers 0xD2–0xD3 (see [Table 7-159](#page-121-0)).

#### *7.4.9.1 Adaptive Equalizer Algorithm*

The AEQ process steps through allowed values of the equalizer controls find a value that allows the Clock Data Recovery (CDR) circuit to maintain valid lock condition. For each EQ setting, the circuit waits for a programmed re-lock time period, then checks results for valid lock. If valid lock is detected, the circuit will stop at the current EQ setting and maintain constant value as long as lock state persists. If the deserializer loses LOCK, the adaptive equalizer will resume the LOCK algorithm and the EQ setting is incremented to the next valid state. Once lock is lost, the circuit will continue searching EQ settings to find a valid setting to reacquire the serial data stream sent by the serializer that remains locked.

#### *7.4.9.2 AEQ Settings*

#### **7.4.9.2.1 AEQ Start-Up and Initialization**

The AEQ circuit can be restarted at any time by setting the AEQ\_RESTART bit in the AEQ\_CTL2 register 0xD2 (see [Table 7-159](#page-121-0)). Once the deserializer is powered on, the AEQ is continually searching through EQ settings and could be at any setting when signal is supplied from the serializer. If the Rx Port CDR locks to the signal, it may be good enough for low bit errors, but could be not optimized or over-equalized. The DS90UB954-Q1 when connected to a ADAS serializer (DS90UB953-Q1, DS90UB935-Q1, DS90UB933-Q1, or DS90UB913A-Q1) will by default restart the AEQ adaption upon achieving first positive lock indication to provide more consistent startup from known conditions. With this feature disabled, the AEQ may lock at a relatively random EQ setting based on when the FPD-Link III input signal is initially present. Alternatively, AEQ\_RESTART or DIGITAL\_RESET0 could be applied once the ADAS serializer input signal frequency is stable to restart adaption from the minimum EQ gain value. These techniques allow for a more consistent initial EQ setting following adaption.

#### **7.4.9.2.2 AEQ Range**

AEQ Min/Max settings: The AEQ circuit can be programmed with minimum and maximum settings used during the EQ adaption. Using the full AEQ range will provide the most flexible solution, however if the channel conditions are known an improved deserializer lock time can be achieved by narrowing the search window for allowable EQ gain settings. For example in a system use case with a longer cable and multiple interconnects creating higher channel attenuation, the AEQ would not adapt to the minimum EQ gain settings. Likewise in a system use case with short cable and low channel attenuation AEQ would not generally adapt to the highest EQ gain settings. The AEQ range is determined by the AEQ\_MIN\_MAX register 0xD5 (see *[Section 7.6.144](#page-123-0)*) where AEQ MAX sets the maximum value of EQ gain. The ADAPTIVE\_EQ\_FLOOR\_VALUE determines the starting value for EQ gain adaption. To enable the minimum AEQ limit, SET AEQ FLOOR bit in the AEQ CTL2 register 0xD2[2] must also be set. An AEQ range (AEQ\_MAX - AEQ\_FLOOR) to allow a variation around the nominal setting of –2/+4 or ±3 around the nominal AEQ value specific to Rx port channel characteristics provides a good trade off in lock time and adaptability. The setting for the AEQ after adaption can be readback from the AEQ\_STATUS register 0xD3 (see *[Section 7.6.142](#page-121-0)*).

### **7.4.9.2.3 AEQ Timing**

The dwell time for AEQ to wait for lock or error free status is also programmable. When checking each EQ setting the AEQ will wait for a time interval, controlled by the ADAPTIVE EQ RELOCK TIME field in the AEQ\_CTL2 register (see [Table 7-159](#page-121-0)) before incrementing to the next allowable EQ gain setting. The default wait time is set to 2.62 ms based on REFCLK = 25 MHz. Once the maximum setting is reached, if there is

<span id="page-32-0"></span>

no lock acquired during the programmed relock time, the AEQ will restart adaption at the minimum setting or AEQ\_FLOOR value.

#### **7.4.9.2.4 AEQ Threshold**

The DS90UB954-Q1 receiver will by default adapt based on FPD-Link error checking during the Adaptive Equalization process. The specific errors linked to equalizer adaption, FPD-Link III clock recovery error, packet encoding error, and parity error can be individually selected in AEQ\_CTL1 register 0x42 (see *[Section 7.6.63](#page-91-0)*). Errors are accumulated over 1/2 of the period of the timer set by the ADAPTIVE\_EQ\_RELOCK\_TIME. If the number of errors is greater than the programmed threshold (AEQ\_ERR\_THOLD), the AEQ will attempt to increase the EQ setting.

#### **7.4.10 Channel Monitor Loop-Through Output Driver (CMLOUT)**

The DS90UB954-Q1 includes an internal **C**hannel **M**onitor **L**oop-through output on the CMLOUTP and CMLOUTN pins. A buffered loop-through output driver is provided on the CMLOUTP and CMLOUTN for observing jitter after equalization for each of the two RX receive channels. The CMLOUT monitors the post EQ stage thus providing the recovered input of the deserializer signal. The measured serial data width on the CMLOUT loop-through is the total jitter including the internal driver, AEQ, back channel echo, and so forth. Each channel also has its own CMLOUT monitor and can be used for debug purposes. This CMLOUT is useful in identifying gross signal conditioning issues.

[Table 7-7](#page-33-0) includes details on selecting the corresponding RX receiver of CMLOUTP and CMLOUTN configuration. To disable the CMLOUT, either follow the instructions in table to reload register default values, or reset the DS90UB954-Q1.





(1) UI – Unit Interval is equivalent to one ideal serialized FPD-Link III data bit width. The UI scales with serializer input PCLK frequency. Refer to the serializer datasheets for more PCLK information

CSI-2 mode:  $1 \text{ UI} = 1$  / (PCLK Freq x 40) (typical)

10-bit mode: 1 UI = 1 / ( PCLK\_Freq. / 2 × 28)

12-bit HF mode: 1 UI = 1 / ( PCLK Freq.  $\times$  2 / 3  $\times$  28)

12-bit LF mode: 1 UI = 1 / ( PCLK\_Freq. × 28)



**Figure 7-5. CMLOUT Output Driver**

<span id="page-33-0"></span>**DS90UB954-Q1** [SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023 **[www.ti.com](https://www.ti.com)**











## **7.4.11 RX Port Status**

In addition to the Lock and PASS indications, the deserializer is able to monitor and detect several other RX port-specific conditions and interrupt states. This information is latched into the RX port status registers RX\_PORT\_STS1 (0x4D) and RX\_PORT\_STS2 (0x4E). There are bits to flag any change in LOCK status (LOCK STS CHG) or detect any errors in the control channel over the forward link (BCC CRC ERROR, BCC\_SEQ\_ERROR) which are cleared upon read. The Rx Port status registers also allow the user to monitor the presence of the stable input signal, along with parity and CRC errors, line length, and lines per video frame.

### *7.4.11.1 RX Parity Status*

The FPD-Link III receiver checks the decoded data parity to detect any errors in the received FPD-Link III frame. Parity errors are counted up and accessible through the RX PAR ERR HI and RX PAR ERR LO registers 0x55 and 0x56 to provide combined 16-bit error counter. In addition, a parity error flag can be set once a programmed number of parity errors have been detected. This condition is indicated by the PARITY\_ERROR flag in the RX\_PORT\_STS1 register. Reading the counter value will clear the counter value and PARITY\_ERROR flag. An interrupt may also be generated based on assertion of the parity error flag. By default, the parity error counter will be cleared and the flag will be cleared on loss of Receiver lock. To ensure an exact read of the parity error counter, parity checking should be disabled in the GENERAL\_CFG register 0x02 before reading the counter.

### *7.4.11.2 FPD-Link Decoder Status*

The FPD-Link III receiver also checks the decoded data for encoding or sequence errors in the received FPD-Link III frame. If either of these error conditions are detected the FPD3\_ENC\_ERROR bit will be latched in the RX\_PORT\_STS2 register 0x4E[5]. An interrupt may also be generated based on assertion of the encoded error flag. To detect FPD-Link III Encoder errors, the LINK\_ERROR\_COUNT must be enabled with

<span id="page-34-0"></span>a LINK\_ERR\_THRESH value greater than 1. Otherwise, the loss of Receiver Lock will prevent detection of the Encoder error. The FPD3\_ENC\_ERROR flag is cleared on read.

When partnered with a DS90UB953-Q1 or DS90UB935-Q1, the FPD3 Encoder may be configured to include a CRC check of the FPD3 encoder sequence. The CRC check provides an extra layer of error checking on the encoder sequence. This CRC checking adds protection to the encoder sequence used to send link information comprised of Datapath Control (registers 0x59 and 0x5A), Sensor Status (registers 0x51-0x54), and Serializer ID (register 0x5B). TI recommends enabling the CRC error checking on the FPD3 Encoder sequence to prevent any updates of link information values from encoded packets that do not pass CRC check. The FPD3 Encoder CRC is enabled by setting the FPD3\_ENC\_CRC\_DIS (register 0xBA[7] [Table 7-151](#page-119-0)) to 0. In addition, the FPD3 ENC CRC CAP flag should be set in register 0x4A[4] (see *[Section 7.6.66](#page-92-0)*).

### *7.4.11.3 RX Port Input Signal Detection*

The DS90UB954-Q1 can detect and measure the approximate input frequency and frequency stability of each RX input port and indicate status in bits [2:1] of RX PORT STS2. Frequency measurement stable FREQ\_STABLE indicates the FPD-Link III input clock frequency is stable. When no FPD-Link III input clock is detected at the RX input port the CABLE\_FAULT bit indicates that condition has occurred. Setting of these error flags is dependent on the stability control settings in the FREQ\_DET\_CTL register 0x77. The CABLE\_FAULT bit will be set if the input frequency is below the setting programmed in the FREQ LO THR setting in the FREQ\_DET\_CTL register. A change in frequency FREQ\_STABLE = 0, is defined as any change in MHz greater than the value programmed in the FREQ\_HYST value. The frequency is continually monitored and provided for readback through the I2C interface less than every 1 ms. A 16-bit value is used to provide the frequency in units of 2 to 8 MHz. An interrupt can also be generated for any of the ports to indicate if a change in frequency is detected on any port.

### *7.4.11.4 Line Counter*

For each video frame received, the deserializer will count the number of video lines in the frame. In CSI-2 input mode, any long packet will be counted as a video line. In RAW mode, any assertion of the Line Valid (LV) signal will be interpreted as a video line. The LINE\_COUNT\_1 and LINE\_COUNT\_0 registers in 0x73 and 0x74 can be used to read the line count for the most recent video frame. Line Length may not be consistent when receiving multiple CSI-2 video streams differentiated by VC-ID. An interrupt may be enabled based on a change in the LINE COUNT value. If interrupts are enabled, the LINE COUNT registers will be latched at the interrupt and held until read back by the processor through I2C.

### *7.4.11.5 Line Length*

For each video line, the length (in bytes) will be determined. The LINE\_LEN\_1 and LINE\_LEN\_0 registers 0x75 and 0x76 can be used to read the line count for the most recent video frame. If the line length is not stable throughout the frame, the length of the last line of the frame will be reported. Line Count may not be consistent when receiving multiple CSI-2 video streams differentiated by VC-ID. An interrupt may be enabled based on a change in the LINE\_LEN value. If interrupts are enabled, the LINE\_LEN registers will be latched at the interrupt and held until read by the processor through I2C.

### **7.4.12 Sensor Status**

When paired with the DS90UB935-Q1 or DS90UB953-Q1 serializer, the DS90UB954-Q1 is capable of receiving diagnostic indicators from the serializer. The sensor alarm and status diagnostic information are reported in the SENSOR STS X registers (0x51 to 0x54 in [Table 7-92\)](#page-97-0). The interrupt capability from detected status changes in sensor are described in *[Section 7.5.8.2.2](#page-61-0)*. Sensor Status This interrupt condition will be cleared by reading the SEN\_INT\_RISE\_STS and SEN\_INT\_FALL\_STS registers (registers 0xDE and 0xDF).

### **7.4.13 GPIO Support**

In addition to the dedicated LOCK and PASS output pins, the DS90UB954-Q1 supports seven pins, GPIO0 through GPIO6, which can be monitored, configured, and controlled through I2C in registers 0x0E - 0x16. GPIO3 programmable I/O pin is an active-low open drain and is shared with INTB. The current status of all GPIO can be readback from register 0x0E. Each GPIO is programmable for multiple uses options through the GPIOx\_PIN\_CTL registers 0x10 - 0x16.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNLS570C&partnum=DS90UB954-Q1)* 35



#### *7.4.13.1 GPIO Input Control and Status*

Upon initialization GPIO0 through GPIO6 are enabled as inputs by default. Each GPIO pin has an input disable and a pulldown disable control bit, with the exception of GPIO3 which is open drain. By default, the GPIO pin input paths are enabled and the internal pulldown circuit for the GPIO is enabled. The GPIO\_INPUT\_CTL (0x0F) and GPIO\_PD\_CTL (0xBE) registers allow control of the input enable and the pulldown, respectively. For example, to disable GPIO1 and GPIO2 as inputs the user would program in register 0x0F[2:1] = 11. For most applications, there is no need to modify the default register settings for the pulldown resistors. The status HIGH or LOW of each GPIO pin 0 through 6 may be read through the GPIO\_PIN\_STS register 0x0E. This register read operation provides the status of the GPIO pin independent of whether the GPIO pin is configured as an input or output.

### *7.4.13.2 GPIO Output Pin Control*

Individual GPIO output pin control is programmable through the GPIOx\_PIN\_CTL registers 0x10 to 0x16 [\(Table](#page-76-0) [7-35\)](#page-76-0). To enable any of the GPIO as output, set bit  $0 = 1$  in the respective register 0x10 to 0x16 after clearing the corresponding input enable bit in register 0x0F [\(Table 7-34](#page-76-0)). The configuration register for each GPIO is listed in Table 7-8.

#### *7.4.13.3*





#### **Table 7-8. GPIOx Output Function Programming**


#### **DS90UB954-Q1** [SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023



# *7.4.13.4 Forward Channel GPIO*

The DS90UB954-Q1 has seven GPIO pins that can output data received from the forward channel when paired with the DS90UB935-Q1 or DS90UB953-Q1 serializer. The remote Serializer GPIO are mapped to GPIO. Each



GPIO pin can be programmed for output mode and mapped. Up to four GPIOs are supported in the forward direction on each FPD-Link III Receive port (see [Table 7-99](#page-99-0)). Each forward channel GPIO (from any port) can be mapped to any GPIO output pin. The DS90UB933-Q1 and DS90UB913A-Q1 GPIOs cannot be configured as inputs for remote communication over the forward channel to the DS90UB954-Q1.

The timing for the forward channel GPIO is dependant on the number of GPIOs assigned at the serializer. When a single GPIO input from the DS90UB953-Q1 or DS90UB935-Q1 serializer is linked to a DS90UB954-Q1 deserializer, the GPIO output value is sampled every forward channel transmit frame. Two linked GPIO are sampled every two forward channel frames and three or four linked GPIO are sampled every five frames. The typical minimum latency for the GPIO remains consistent (approximately 225 ns), but as the information gets spread over multiple frames, the jitter is typically increased on the order of the sampling period (number of forward channel frames). TI recommends maintaining a 4x oversampling ratio for linked GPIO throughput. For example, when operating in 4-Gbps synchronous mode with REFCLK = 25 MHz, the maximum recommended GPIO input frequency based on the number of GPIO linked over the forward channel is shown in Table 7-9.



## **Table 7-9. Forward Channel GPIO Typical Timing**

In addition to mapping remote serializer GPI, an internally generated FrameSync (see *[Section 7.4.27](#page-44-0)*) or other control signals may be output from any of the deserializer GPIOs for synchronization with a local processor or another deserializer.

## *7.4.13.5 Back Channel GPIO*

Each DS90UB954-Q1 GPIO pin defaults to input mode at start-up. The deserializer can link GPIO pin input data on up to four available slots to send on the back channel per each remote serializer connection. Any of the seven GPIO pin data can be mapped to send over the available back channel slots for each FPD-Link III Rx port. The same GPIO on the deserializer pin can be mapped to multiple back channel GPIO signals. For each 50-Mbps back channel operation, the frame period is 600 ns (30 bits × 20 ns/bit). For 2.5-Mbps back channel operation, the frame period is 12 µs (30 bits × 400 ns/bit). As the back channel GPIOs are sampled and sent each back channel frame by the DS90UB954-Q1 deserializer, the latency and jitter timing are each on the order of one back channel frame. The back channel GPIO is effectively sampled at a rate of 1/30 of the back channel rate or 1.67 MHz at  $f_{BC}$  = 50 Mbps. TI recommends that the input to back channel GPIO switching frequency is  $<$  1/4 of the sampling rate or 416 kHz at f<sub>BC</sub> = 50 Mbps. For example, when operating in 4-Gbps synchronous mode with REFCLK = 25 MHz, the maximum recommended GPIO input frequency based on the data rate when linked over the back channel is shown in Table 7-10.

(Mbps)	BACK CHANNEL RATE SAMPLING FREQUENCY (kHz)	<b>MAXIMUM</b> <b>RECOMMENDED BACK</b> <b>CHANNEL GPIO</b> <b>FREQUENCY (kHz)</b>	<b>TYPICAL LATENCY (us)</b>	<b>TYPICAL JITTER (us)</b>		
50	1670	416	1.5	0.7		
10	334	83.5	3.2			
2.5	83.5	20	12.2			

**Table 7-10. Back Channel GPIO Typical Timing**

In addition to sending GPIO from pins, an internally generated FrameSync or external FrameSync input signal may be mapped to any of the back channel GPIOs for synchronization of multiple sensors with extremely low skew. (see *[Section 7.4.27](#page-44-0)*).

For each port, GPIO control is available through the BC\_GPIO\_CTL0 register 0x6E (see [Table 7-120](#page-107-0)) and BC\_GPIO\_CTL1 register 0x6F (see [Table 7-121\)](#page-108-0).



## *7.4.13.6 Other GPIO Pin Controls*

Each GPIO pin can has a input disable and a pulldown disable. By default, the GPIO pin input paths are enabled and the internal pulldown circuit in the GPIO is enabled. The GPIO INPUT CTL register 0x0F and GPIO\_PD\_CTL register 0xBE allow control of the input enable and the pulldown respectively. For most applications, there is no need to modify the default register settings.

#### **7.4.14 Line Valid and Frame Valid Indicators**

The FrameValid (FV) and LineValid (LV) indications from the Receive Port indicate approximate frame and line boundaries at the FPD-Link III Receiver input. These signals may not be accurate if the receiver is in CSI-2 input mode and multiple video streams are present at the Receive Port input. A common example of this scenario would be multiple Virtual Channel IDs received on a single port.

When the receiver is in one of the Raw modes the LV and FV provides controls for the video framing. The FV is equivalent to a Vertical Sync (VSYNC) while the LineValid is equivalent to a Horizontal Sync (HSYNC) input to the DS90UB933A-Q1 and DS90UB913A-Q1 device (see *[Section 7.4.27](#page-44-0)*).

The DS90UB954-Q1 allows setting the polarity of these signals by register programming. The FV and LV polarity are controlled on a per-port basis and can be independently set in the PORT\_CONFIG2 register 0x7C.

To prevent false detection of FrameValid, FV must be asserted for a minimum number of clocks prior to first video line to be considered valid. The minimum FrameValid time is programmable in the FV\_MIN\_TIME register 0xBC. Because the measurement is in FPD-Link III clocks, the minimum FrameValid setup to LineValid timing at the Serializer will vary based on the RAW input operating mode.

A minimum FV to LV timing is required when processing RAW video frames at the serializer input. If the FV to LV minimum setup is not met (by default), the first video line is discarded. Optionally, a register control (PORT\_CONFIG:DISCARD\_1ST\_ON\_ERR) forwards the first video line missing some number of pixels at the start of the line.



**Figure 7-7. Minimum FV to LV**



#### **Table 7-11. Minimum FV to LV Setup Requirement (in RAW Mode Serializer FPD-Link III PCLKs)**



For other settings of FV\_MIN\_TIME, the required FV to LV setup in Serializer PCLKs can be determined by:

Absolute Min + (FV\_MIN\_TIME × Conversion factor)

## **7.4.15 CSI-2 Protocol Layer**

The DS90UB954-Q1 implements High-Speed mode to forward CSI-2 Low Level Protocol data. This includes features as described in the Low Level Protocol section of the MIPI CSI-2 Specification. It supports short and long packet formats.

The feature set of the protocol layer implemented by the CSI-2 TX is:

- Transport of arbitrary data (payload-independent)
- 8-bit word size
- Support for up to four interleaved virtual channels on the same link
- Special packets for frame start, frame end, line start and line end information
- Descriptor for the type, pixel depth and format of the Application Specific Payload data
- 16-bit Checksum Code for error detection

Figure 7-8 shows the CSI-2 protocol layer with short and long packets.



**Figure 7-8. CSI-2 Protocol Layer With Short and Long Packets**

#### **7.4.16 CSI-2 Short Packet**

The short packet provides frame or line synchronization. Figure 7-9 shows the structure of a short packet. A short packet is identified by data types 0x00 to 0x0F.



**32-bit SHORT PACKET (SH)** Data Type  $(DT) = 0x00 - 0x0F$ 

**Figure 7-9. CSI-2 Short Packet Structure**



## **7.4.17 CSI-2 Long Packet**

A long packet consists of three elements: a 32-bit packet header (PH), an application-specific data payload with a variable number of 8-bit data words, and a 16-bit packet footer (PF). The packet header is further composed of three elements: an 8-bit data identifier, a 16-bit word count field, and an 8-bit ECC. The packet footer has one element, a 16-bit checksum. Figure 7-10 shows the structure of a long packet.



**PACKET HEADER (PH)**

Length = Word Count (WC) \* Data Word Width (8-bits). There are NO restrictions on the values of the data words

**16-bit PACKET FOOTER (PF)**

**Figure 7-10. CSI-2 Long Packet Structure**

						Table 7-12. CSI-2 Long Packet Structure Description
--	--	--	--	--	--	---



## **7.4.18 CSI-2 Data Type Identifier**

The DS90UB954-Q1 MIPI CSI-2 protocol interface transmits the data identifier byte containing the values for the virtual channel ID (VC) and data type (DT) for the application specific payload data, as shown in [Figure 7-11.](#page-41-0) The virtual channel ID is contained in the 2 MSBs of the data identifier byte and identify the data as directed to one of four virtual channels. The value of the data type is contained in the six LSBs of the data identifier byte. When partnered with a DS90UB953-Q1 or DS90UB935-Q1 serializer, the Data Type is passed through from the received CSI-2 packets. When partnered with DS90UB933-Q1 or DS90UB913A-Q1 the received RAW mode data is converted to CSI-2 Tx packets with assigned data type and virtual channel ID and matches what is sent by the video source.

DVP format serializer inputs must have discrete synch signals. When interfacing with DS90UB913A-Q1 or DS90UB933-Q1 serializers, the DS90UB954-Q1 utilizes the HSYNC and VSYNC inputs to construct the MIPI CSI-2 Tx data packets. When paired with a DVP serializer, the DS90UB954-Q1deserializer supports RAW8, RAW10 or RAW12 as well as formats which have the same pixel packing as RAW8, RAW10 or RAW12 such as YUV-422.

For each RX Port, registers define with which virtual channel and data type the RAW data context is associated:

- For FPD Receiver port operating in RAW input mode connected to a DS90UB933-Q1 or DS90UB913A-Q1 serializer, register 0x70 (see [Table 7-122\)](#page-108-0) describes RAW10 Mode and 0x71 (see [Table 7-123\)](#page-108-0) RAW12 Mode.
- RAW1x VC[7:6] field defines the associated virtual ID transported by the CSI-2 protocol from the sensor.
- RAW1x\_ID[5:0] field defines the associated data type. The data type is a combination of the data type transported by the CSI-2 protocol.



<span id="page-41-0"></span>

**Figure 7-11. CSI-2 Data Identifier Structure**

## **7.4.19 Virtual Channel and Context**

The CSI-2 protocol layer transports virtual channels. The purpose of virtual channels is to separate different data flows interleaved in the same data stream. Each virtual channel is identified by a unique channel identification number in the packet header. Therefore, a CSI-2 TX context can be associated with a virtual channel and a data type. Virtual channels are defined by a 2-bit field. This channel identification number is encoded in the 2-bit code.

The CSI-2 TX transmits the channel identifier number and multiplexes the interleaved data streams. The CSI-2 TX supports up to four concurrent virtual channels.

## **7.4.20 CSI-2 Input Mode Virtual Channel Mapping**

The CSI-2 Input mode (see *[Section 7.4.1](#page-26-0)*) provides per-port Virtual Channel ID mapping. For each FPD-Link III input port, separate mapping may be done for each input VC-ID to any of four VC-ID values. The mapping is controlled by the VC\_ID\_MAP register 0x72 (see [Table 7-124\)](#page-110-0). This function sends the output as a timemultiplexed CSI-2 stream, where the video sources are differentiated by the virtual channel. The equivalent registers 0x70-0x71 can be used for mapping VC-IDs when operating in RAW FPD-Link III mode connected to DS90UB9x3x-Q1.

#### *7.4.20.1 Example 1*

The DS90UB954-Q1 is capable of receiving data from sensors attached to each port. Each port is sending a video stream using VC-ID of 0. The DS90UB954-Q1 can be configured to re-map the incoming VC-IDs to ensure each video stream has a unique ID. The direct implementation would map incoming VC-ID of 0 for RX Port 0, and VC-ID of 1 for RX Port 1.



**Figure 7-12. VC-ID Mapping Example 1**

## *7.4.20.2 Example 2:*

The DS90UB954-Q1 is receiving two video streams from sensors on each input port. Each sensor is sending video streams using VC-IDs 0 and 1. Receive Port 0 maps the VC-IDs directly without change. Receive Port 1 maps the VC-IDs 0 and 1 to VC-IDs 2 and 3. This is required because each CSI-2 transmitter is limited to 4 VC-IDs per MIPI specification.



**Figure 7-13. VC-ID Mapping Example 2**



**Figure 7-14. Two Sensor Data onto CSI-2 With Virtual Channels (VC-ID)**

**Figure 7-15. Two Sensor Data onto CSI-2 With Virtual Channels (VC-ID)**



**Figure 7-16. Two Sensor Data With Different Frame Size Replicated onto CSI-2 With Virtual Channels (VC-ID)**



## **7.4.21 CSI-2 Transmitter Frequency**

The CSI-2 Transmitters may operate nominally at 400 or 800 Mbps, 1.5 Gbps, or 1.6 Gbps. This operation is controlled through the CSI\_PLL\_CTL 0x1F register (see [Table 7-50\)](#page-80-0). The actual CSI-2 rate is proportional to the REFCLK frequency.





When configuring to 800 Mbps or 1.6 Gbps, the CSI-2 timing parameters are automatically set based on the CSI PLL CTL 0x1F register. In the case of alternate settings, the respective CSI-2 timing parameters registers must be programmed, and the appropriate override bit must be set. For the 1.664-Gbps and 1.472-Gbps options, these settings will also affect internal device timing for back channel operation, I2C, Bidirectional Control Channel, and FrameSync operation which scale with the REFCLK frequency. Net CSI-2 video bandwidth shown for CSI-2 TX frequency of 400 Mbps and 800 Mbps in Table 7-13 are for both RX ports enabled. When operating with a single RX port, the net CSI-2 video bandwidth can be up to 3.328 Gbps.

To operate CSI-2 at speed of 400-Mbps mode, set CSI\_PLL\_CTL to 11b (0x1F[1:0] =11) to enable 400-Mbps operation for the CSI-2 Transmitters. Internal PLL and Timers are then automatically adjusted for the reduced reference clock frequency. Software control of CSI-2 Transmitter timing registers is required to provide proper interface timing on the CSI-2 Output. The following are the recommended timer settings for 400-Mbps operation.

```
# Set CSI-2 Timing parameters<br>WriteI2C(0xB0,0x2) # set a
                                       # set auto-increment, page 0<br># CSI-2 Port 0
WriteI2C(0xB1,0x40) # CSI-2 Po:<br>WriteI2C(0xB2,0x83) # TCK Prep
WriteI2C(0xB2,0x83) # TCK Prep<br>WriteI2C(0xB2,0x8D) # TCK Zero<br>WriteI2C(0xB2,0x87) # TCK Trail
WriteI2C(0xB2,0x8D)
WriteI2C(0xB2,0x87) # TCK Trai<br>WriteI2C(0xB2,0x87) # TCK Post
WriteI2C(0xB2, 0x87) # TCK Post<br>WriteI2C(0xB2,0x83) # THS Prep
WriteI2C(0xB2,0x83) # THS Prep
WriteI2C(0xB2, 0x86) # THS Zero<br>WriteI2C(0xB2,0x84) # THS Trail
WriteI2C(0xB2,0x84) # THS Trai<br>WriteI2C(0xB2,0x86) # THS Exit
WriteI2C(0xB2,0x86) # THS Exitel2C(0xB2,0x84) # TLPX
WriteI2C(0xB2,0x84)
```
## **7.4.22 CSI-2 Replicate Mode**

In CSI-2 Replicate mode, both ports can be programmed to output the same data. The output from CSI-2 port 0 is also presented on CSI-2 port 1.

To configure this mode of operation, set the CSI\_REPLICATE bit in the FWD\_CTL2 register (Address 0x21 in [Table 7-52\)](#page-81-0). Enabling replicate mode will automatically enable the second CSI-2 Clock output signal. The CSI-2 transmitter must be programmed for one or two lanes only through the CSI\_LANE\_COUNT field in the CSI\_CTL register as only one or two lanes are supported.

## **7.4.23 CSI-2 Transmitter Output Control**

Two register bits allow controlling the CSI-2 Transmitter output state. If the OUTPUT\_SLEEP\_STATE\_SELECT (OSS\_SEL) control is set to 0 in the GENERAL\_CFG 0x02 register (see [Table 7-21](#page-70-0)), the CSI-2 Transmitter outputs are forced to the HS-0 state. If the OUTPUT ENABLE (OEN) register bit is set to 0 in the GENERAL\_CFG register, the CSI-2 pins are set to the high-impedance state.

For normal operation (OSS\_SEL and OEN both set to 1), activity on either of the Rx Port determines the state of the CSI-2 outputs. The CSI-2 Pin State during FPD-Link III inactive includes two options, controlled

<span id="page-44-0"></span>

by the OUTPUT\_EN\_MODE bit in the GENERAL\_CFG register and FWD\_PORTx\_DIS in the FWD\_CTL1 register 0x20. If OUTPUT EN MODE is set to 0, a lack of activity will force the outputs to Hi-Z condition. If OUTPUT EN MODE is set to 1, or if the forwarding for the Rx Port is disabled (FWD PORTx DIS = 1), the output enters LP-11 state as there is no data available to the CSI-2 Transmitter input. The FPD-Link III inputs are considered active if the Receiver indicates valid lock to the incoming signal. For a CSI-2 TX port, lock is considered valid if any Received port mapped to the TX port is indicating Lock. See section *[Section 7.4.6](#page-29-0)* for description of Rx port forwarding.



## **Table 7-14. CSI-2 Output Control Options**

## **7.4.24 CSI-2 Transmitter Status**

The status of the CSI-2 Transmitter may be monitored by readback of the CSI STS register 0x35, or brought to one of the configurable GPIO pins as an output. The TX PORT PASS 0x35[0] indicates valid CSI-2 data being presented on CSI-2 port. If no data is being forwarded or if error conditions have been detected on the video data, the CSI-2 Pass signal will be cleared. The TX\_PORT\_SYNC 0x35[0] indicates the CSI-2 Tx port is able to properly synchronize input data streams from multiple sources. TX\_PORT\_SYNC will always return 0 if Synchronized Forwarding is disabled. Interrupts may also be generated based on changes in the CSI-2 port status.

## **7.4.25 Video Buffers**

The DS90UB954-Q1 implements two video line buffer and FIFO, one for each RX channel. The video buffers provide storage of data payload and forward requirements for sending multiple video streams on the CSI-2 transmit ports. The total line buffer memory size is a 16-kB block for each RX port.

The CSI-2 transmitter waits for an entire packet to be available before pulling data from the video buffers.

## **7.4.26 CSI-2 Line Count and Line Length**

The DS90UB954-Q1 counts the number of received lines (long packets) to determine line count on LINE\_COUNT\_1 and LINE\_COUNT\_0 registers 0x73–74. For received line length, DS90UB954-Q1 reads the number of bytes per line in LINE\_LEN\_1 and LINE\_LEN\_0 registers 0x75–0x76. Line Count and Line Length values are valid when receiving a single video stream. If multiple virtual channels are received on a FPD-Link III Receive port in CSI-2 input mode, the values in registers 0x73-74 may not be accurate

## **7.4.27 FrameSync Operation**

A frame synchronization signal (FrameSync) can be sent through the back channel using any of the back channel GPIOs. The signal can be generated in two different methods. The first option offers sending the external FrameSync using one of the available GPIO pins on the DS90UB954-Q1 and mapping that GPIO to a back channel GPIO on one or two of the FPD-Link III ports.

The second option is to have the DS90UB954-Q1 internally generate a FrameSync signal to send through the back channel GPIO to one or two of the attached Serializers.

FrameSync signaling is synchronous on each of the two back channels. Thus, the FrameSync signal arrives at both of the serializers with limited skew.



## *7.4.27.1 External FrameSync Control*

In External FrameSync mode, an external signal is input to the DS90UB954-Q1 through one of the GPIO pins on the device. The external FrameSync signal may be propagated to one or more of the attached FPD-Link III Serializers through a GPIO signal in the back channel. The expected skew timing for external FrameSynch mode is on the order of one back channel frame period or 600 ns when operating at 50 Mbps.



**Figure 7-17. External FrameSync**

Enabling the external FrameSync mode is done by setting the FS\_MODE control in the FS\_CTL register to a value between 0x8 (GPIO0 pin) to 0xE (GPIO6 pin). Set FS\_GEN\_ENABLE to 0 for this mode.

To send the FrameSync signal on a port's BC\_GPIOx signal, the BC\_GPIO\_CTL0 or BC\_GPIO\_CTL1 register should be programmed for that port to select the FrameSync signal.



**Figure 7-18. External FrameSync With Two DS90UB954 Deserializers**



## *7.4.27.2 Internally Generated FrameSync*

In Internal FrameSync mode, an internally generated FrameSync signal is sent to one or more of the attached FPD-Link III Serializers through a GPIO signal in the back channel.

FrameSync operation is controlled by the FS\_CTL 0x18, FS\_HIGH\_TIME\_x, and FS\_LOW\_TIME\_x 0x19–0x1A registers. The resolution of the FrameSync generator clock (FS\_CLK\_PD) is derived from the back channel frame period (see BC\_FREQ\_SELECT[2:0] in [Table 7-98\)](#page-99-0). For example, each 50-Mbps back channel operation, the frame period is 600 ns (30 bits × 20 ns/bit), and for 2.5-Mbps back channel operation, the frame period is 12  $\mu$ s (30 bits × 400 ns/bit).

Once enabled, the FrameSync signal is sent continuously based on the programmed conditions.

Enabling the internal FrameSync mode is done by setting the FS\_GEN\_ENABLE control in the FS\_CTL register to a value of 1. The FS MODE field controls the clock source used for the FrameSync generation. The FS\_GEN\_MODE field configures whether the duty cycle of the FrameSync is 50/50 or whether the high and low periods are controlled separately. The FrameSync high and low periods are controlled by the FS\_HIGH\_TIME and FS\_LOW\_TIME registers.

The accuracy of the internally generated FrameSync is directly dependent on the accuracy of the 25-MHz oscillator used as the reference clock and timing values should be scaled if reference other than 25 MHz is used.



**Figure 7-19. Internal FrameSync**



FS\_LOW = FS\_LOW\_TIME \* FS\_CLK\_PD FS\_HIGH = FS\_HIGH\_TIME \* FS\_CLK\_PD where FS\_CLK\_PD is the resolution of the FrameSync generator clock

#### **Figure 7-20. Internal FrameSync Signal**

The following example shows generation of a FrameSync signal at 60 pulses per second. Mode settings:

- Programmable High/Low periods: FS\_GEN\_MODE 0x18[1]=0
- Use port 0 back channel frame period: FS\_MODE 0x18[7:4]=0x0
- Back channel rate of 50 Mbps: BC\_FREQ\_SELECT for port 0 0x58[2:0]=110b
- Initial FS state of 0: FS\_INIT\_STATE 0x18[2]=0

Based on mode settings, the FrameSync is generated based upon FS\_CLK\_PD of 600 ns.

The total period of the FrameSync is (1 / 60 hz) / 600 ns or approximately 27778 counts. The high time is programmed to 2778 and the low time is programmed to 25000.



For a 10% duty cycle, set the high time to 2777 (0x0AD9) cycles, and the low time to 24999 (0x61A7) cycles:

- FS\_HIGH\_TIME\_1: 0x19=0x0A
- FS\_HIGH\_TIME\_0: 0x1A=0xD9
- FS\_LOW\_TIME\_1: 0x1B=0x61
- FS\_LOW\_TIME\_0: 0x1C=0xA7

#### **7.4.27.2.1 Code Example for Internally Generated FrameSync**

```
WriteI2C(0x4C,0x01) # RX0
WriteI2C(0x6E,0xAA) # BC GPIO CTL0: FrameSync signal to GPIO0/1
WriteI2C(0x4C, 0x12) # RX\overline{1}WriteI2C(0x6E,0xAA) # BC GPIO CTL0: FrameSync signal to GPIO0/1
WriteI2C(0x10,0x91A) # FrameSync signal; Device Status; Enabled
WriteI2C(0x19,0x0A) # FS_HIGH_TIME_1
WriteI2C(0x1A,0xD9) # FS_HIGH_TIME_0
WriteI2C(0x1B,0x61) # FS LOW TIME \overline{1}WriteI2C(0x1C,0xA7) # FS_LOW_TIME_0
WriteI2C(0x18,0x01) # Enable FrameSync
```
## **7.4.28 CSI-2 Forwarding**

Video stream forwarding is handled by the forwarding control in the DS90UB954-Q1 on FWD\_CTL1 register 0x20. The forwarding control pulls data from the video buffers for each FPD-Link III RX port and forwards the data to the CSI-2 output interfaces. It also handles generation of transitions between LP and HS modes as well as sending of Synchronization frames. The forwarding control monitors each of the video buffers for packet and data availability.

Forwarding from input ports may be disabled using per-port controls. Each of the forwarding engines may be configured to pull data from either of the two video buffers, although both buffer may only be assigned to one CSI-2 Transmitter at a time unless in replicate mode. The two forwarding engines operate independently.

## *7.4.28.1 Enabling and Disabling the CSI-2 Transmitter*

When CSI-2 Transmitter is enabled in CSI CTL register bit 0x33[0], by default the output will transition to LP11 state. Once enabled, it is typically best to leave the CSI-2 Transmitter enable, and only change the forwarding controls if changes are required to the system. When enabling and disabling the CSI-2 Transmitter, forwarding should be disabled to ensure proper start and stop of the CSI Transmitter.

When enabling and disabling the CSI-2 Transmitter, use the following sequence:

To Disable:

- 1. Disable forwarding for assigned ports in the FWD\_CTL1 register.
- 2. Disable CSI periodic calibration (if enabled) in the CSI\_ CTL2 register.
- 3. Disable continuous clock operation (if enabled) in the CSI\_ CTL register.
- 4. Clear CSI Transmit enable in CSI CTL register.

## To Enable:

- 1. Set CSI Transmit enable (and continuous clock if desired) in CSI\_ CTL register.
- 2. Enable CSI periodic calibration (if desired) in the CSI\_CTL2 register.
- 3. Enable forwarding for assigned ports in the FWD\_CTL1 register.

## *7.4.28.2 Best-Effort Round Robin CSI-2 Forwarding*

Best-Effort Round Robin (RR) CSI-2 Forwarding allows for combining sensor sources with different resolutions and timing to the same CSI-2 Tx output. By default, the RR forwarding of packets use standard CSI-2 method of video stream determination. No special ordering of CSI-2 packets are specified, effectively relying on the Virtual Channel Identifier (VC) and Data Type (DT) fields to distinguish video streams. Each image sensor is assigned a VC-ID to identify the source. Different data types within a virtual channel are also supported in this mode.

When receiving FPD-Link RAW packets from DS90UB9x3x-Q1, each image sensor is assigned a VC-ID to identify the source. Different data types within a virtual channel is also supported in this mode.



The forwarding engine forwards packets as they become available to the forwarding engine. In the case where multiple packets may be available to transmit, the forwarding engine typically operates in an RR fashion based on the input port from which the packets are received.

Best-effort CSI-2 RR forwarding has the following characteristics and capabilities:

- Uses Virtual Channel ID to differentiate each video stream
- Separate Frame Synchronization packets for each VC
- No synchronization requirements

This mode of operation allows input RX ports to have different video characteristics and there is no requirement that the video be synchronized between ports. The attached video processor would be required to properly decode the various video streams based on the VC and DT fields.

Best-effort forwarding is enabled by setting the CSIx\_RR\_FWD bits in the FWD\_CTL2 register 0x21.

## *7.4.28.3 Synchronized Forwarding*

In cases with multiple input sources, synchronized forwarding offers synchronization of all incoming data stored within the buffer. If packets arrive within a certain window, the forwarding control may be programmed to attempt to synchronize the video buffer data. In this mode, it attempts to send each channel synchronization packets in order (VC0, VC1) as well as sending packet data in the same order. In the following sections, Sensor A (SA) and Sensor B (SB) refer to the sensors connected at FPD-Link III RX port 0, and RX port 1, respectively. The following describe only the 2-port operation, but single port configuration also can be applied.

The forwarding engine for the CSI-2 Transmitter can be configured to synchronize both video sources.

Requirements:

- Video arriving at input ports should be synchronized within approximately one video line period
- All enabled ports should have valid, synchronized video
- Each port must have identical video parameters, including number and size of video lines, presence of synchronization packets, and so forth.

The forwarding engine attempts to send the video synchronized. If synchronization fails, the CSI-2 transmitter stops forwarding packets and attempt to restart sending synchronized video at the next FrameStart indication. Packets are discarded as long as the forwarding engine is unable to send the synchronized video.

Status is provided to indicate when the forwarding engine is synchronized. In addition, a flag is used to indicate that synchronization has been lost (status is cleared on a read).

Three options are available for Synchronized forwarding:

- **Basic Synchronized forwarding**
- Line-Interleave forwarding
- Line-Concatenated forwarding

Synchronized forwarding modes are selected by setting the CSIx\_SYNC\_FWD controls in the FWD\_CTL2 register. To enable synchronized forwarding the following order of operations is recommended:

- 1. Disable Best-effort forwarding by clearing the CSIx RR\_FWD bits in the FWD\_CTL2 register
- 2. Enable forwarding per Receive port by clearing the FWD\_PORTx\_DIS bits in the FWD\_CTL1 register
- 3. Enable Synchronized forwarding in the FWD\_CTL2 register

#### *7.4.28.4 Basic Synchronized Forwarding*

During Basic Synchronized Forwarding, each forwarded frame is an independent CSI-2 video frame including FrameStart (FS), video lines, and FrameEnd (FE) packets. Each forwarded stream may have a unique VC ID. If the forwarded streams do not have a unique VC-ID, the receiving process may use the frame order to differentiate the video stream packets.

The forwarding engine attempts to send the video synchronized. If synchronization fails, the CSI-2 transmitter stops forwarding packets and attempts to restart sending synchronized video at the next FS indication. Packets are discarded as long as the forwarding engine is unable to send the synchronized video.

Example Synchronized traffic to CSI-2 Transmit port at start of frame:



FS\_A – FS\_B – SA\_L1 – SB\_L1 SA\_L2 – SB\_L2 – SA\_L3 …

Example Synchronized traffic to CSI-2 Transmit port at end of frame:

... SA\_LN – SB\_LN – FE\_A – FE\_B

Notes:

- **FS\_x** FrameStart for Sensor X
- **FE\_x** FrameEnd for Sensor X
- **Sx\_Ly** Line Y for Sensor X video frame
- **Sx\_LN** Last line for Sensor X video frame

Each packet includes the virtual channel ID assigned to receive port for each sensor.



#### **7.4.28.4.1 Code Example for Basic Synchronized Forwarding**

```
# Configure RX0 to map VC0 from data received on RX0 to VC0
WriteI2C(0x4C,0x01) # FPD3 PORT SEL
WriteI2C(0x72,0xE4) # CSI_VC_MAP 
# Configure RX1 to map VC1 from data received on RX1 to VC1
WriteI2C(0x4C,0x12) # FPD3 PORT SEL
WriteI2C(0x70,0xE5) # CSI \overline{v}C MAP
# Enable CSI Output and set 4 CSI lanes
WriteI2C(0x33,0x1) # CSI CTL
# Enable synchronized basic forwarding for output port 0
WriteI2C(0x21,0x04) # FWD_CTL2
# Enable forwarding from RX0 and RX1
WriteI2C(0x20,0x00) # FWD_CTL1
```


*\*Blanking intervals do not provide accurate synchronization timing*

**Figure 7-21. Basic Synchronized Format**



#### *7.4.28.5 Line-Interleave Forwarding*

In synchronized forwarding, the forwarding engine may be programmed to send only one of each synchronization packet. For example, if forwarding from both input ports, only one FS and FE packet is sent for each video frame. The synchronization packets for the other port is dropped. The video line packets for each video stream are sent as individual packets. This effectively merges the frames from N video sources into a single frame that has N times the number of video lines.

In this mode, all video streams must also have the same VC, although this is not checked by the forwarding engine. This is useful when connected to a controller that does not support multiple VCs. The receiving processor must process the image based on order of video line reception.

Example Synchronized traffic to CSI-2 Transmit port at start of frame:

FS\_A – SA\_L1 – SB\_L1 – SA\_L2 – SB\_L2 – SA\_L3 …

Example Synchronized traffic to CSI-2 Transmit port at end of frame:

 $...$  SA LN – SB LN – FE A

Notes:



All packets would have the same VC ID.

#### **7.4.28.5.1 Code Example for Line-Interleave Forwarding**

```
# "*** RX0 VC=0 ***"
WriteI2C(0x4C,0x01) # RX0
WriteI2C(0x72,0xE8) # Map Sensor A VC0 to CSI-Tx VC0 
# "*** RX1 VC=1 ***"
WriteI2C(0x4C,0x12) # RX1
WriteI2C(0x70,0xE8) # Map Sensor B VC0 to CSI-Tx VC0
  "CSI EN"
WriteI2\overline{C}(0x33,0x1) # CSI EN & CSI0 4L
# "*** CSI0_SYNC_FWD synchronous forwarding with line interleaving ***"
WriteI2C(0x\overline{21}, 0x\overline{28}) # synchronous forwarding with line interleaving
# "*** FWD_PORT all RX to CSI0"
WriteI2C(0x\overline{2}0,0x00) # forwarding of all RX to CSI0
```




*\*Blanking intervals do not provide accurate synchronization timing*

**Figure 7-22. Line-Interleave Format**

#### *7.4.28.6 Line-Concatenated Forwarding*

In synchronized forwarding, the forwarding engine may be programmed to merge video frames from multiple sources into a single video frame by concatenating video lines. Each of the sensors attached to each RX Port carry different data streams that get concatenated into one CSI-2 stream. For example, if forwarding from both input ports, only one FS an FE packet is sent for each video frame. The synchronization packets for the other port is dropped. In addition, the video lines from each sensor are combined into a single line. The controller must separate the single video line into the separate components based on position within the concatenated video line.

Example Synchronized traffic to CSI-2 Transmit port at start of frame:

FS\_A – SA\_L1,SB\_L1 – SA\_L2,SB\_L2 – SA\_L3,SB\_L3 …

Example Synchronized traffic to CSI-2 Transmit port at end of frame:

... SA\_LN,SB\_LN – FE\_A



Notes:



- **Sx Ly** Line Y for Sensor X video frame
- **Sx\_LN** Last line for Sensor X video frame

SA\_L1,SB\_L1 indicate concatenation of the first video line from each Sensor into a single video line. This packet has a modified header and footer that matches the concatenated line data.

Packets would have the same VC ID, based on the VC ID for the lowest number Sensor port being forwarded.

Lines are concatenated on a byte basis without padding between video line data.

#### **7.4.28.6.1 Code Example for Line-Concatenate Forwarding**

```
# "*** RX0 VC=0 ***"
WriteI2C(0x4C,0x01) # RX0
WriteI2C(0x72,0xE8) # Map Sensor A VC0 to CSI-Tx VC0 
# "*** RX1 VC=1 ***"
WriteI2C(0x4C,0x12) # RX1
WriteI2C(0x70,0xED) # Map Sensor B VC0 to CSI-Tx VC1
# "CSI_EN"
WriteI2\overline{C}(0x33,0x1) # CSI EN & CSI0 4L
# "*** CSI0_SYNC_FWD synchronous forwarding with line concatenation ***"
WriteI2C(0x\overline{2}1,0x\overline{3}c) # synchronous forwarding with line concatenation
# "***FWD_PORT all RX to CSI0"
WriteI2C(0x20,0x00) # forwarding of all RX to CSI0
```


PH - Packet Header **PE - Packet Footer + Filler (if applicable)**<br>
FE - Frame End<br>
PE - Frame End FS – Frame Start FE – Frame End<br>
LS – Line Start FE – Line End  $LS - Line Start$  $VC$ -ID = 0

*\*Blanking intervals do not provide accurate synchronization timing*

## **Figure 7-23. Line-Concatenated Format**



# **7.5 Programming**

# **7.5.1 Serial Control Bus and Bidirectional Control Channel**

The DS90UB954-Q1 implements an I2C-compatible serial control bus. The I2C is for local device configuration and incorporates a Bidirectional Control Channel (BCC) that allows communication across the FPD-Link cable with remote serializers as well as remote I2C target devices. The DS90UB954-Q1 implements an I2C compatible target capable of operation compliant to the Standard, Fast, and Fast-plus modes of operation. This allows I2C operation at up to 1-MHz clock frequencies. When paired with a DS90UB935-Q1 or DS90UB953-Q1 serializer the DS90UB954-Q1 supports combined format I2C read and write access. When paired with the DS90UB933- Q1 or DS90UB913A-Q1 serializers, all I2C remote writes must be terminated with a STOP rather than repeated START. The timing for the I2C interface is detailed in [Figure 6-4](#page-20-0).

For accesses to local registers, the I2C Target operates without stretching the clock. Accesses to remote devices over the Bidirectional Control Channel results in clock stretching to allow for response time across the link. The DS90UB954-Q1 can also act as I2C Controller for regenerating Bidirectional Control Channel accesses originating from the remote devices across FPD-Link. Set I2C\_CONTROLLER\_EN in register 0x02[5] = 1 to enable the proxy controller functionality of the deserializer.

## *7.5.1.1 Bidirectional Control*

The Bidirectional Control Channel (BCC) supports higher frequency operation when attached to the DS90UB935-Q1 or DS90UB953-Q1 and is also backward compatible with the DS90UB933-Q1 or DS90UB913A-Q1 serializers. The Bidirectional Control Channel is compatible with I2C devices, allowing local I2C target access to device registers as well as bidirectional I2C operation across the link to the Serializer and attached devices. I2C access should not be attempted across the link when Rx Port Lock status is Low. In addition to providing BCC operation, the back channel signaling also supports GPIO operations and advertising device capabilities to the attached Serializer device. The default back channel frequency is selected by the strap setting of the MODE pin. Additional speeds are also available, controlled separately for each Rx Port through the BC\_FREQ\_SELECT register field in the BCC\_CONFIG register 0x58. Back channel frequency operates in 50-Mbps and 2.5-Mbps modes to support DS90UB935-Q1, DS90UB953-Q1 and DS90UB933-Q1 or DS90UB913A-Q1 Serializers.

#### *7.5.1.2 Device Address*

The primary device address is set through a resistor divider ( $R_{HIGH}$  and  $R_{LOW}$  — see [Figure 7-24](#page-55-0) below) connected to the IDX pin. Note that the voltage of V<sub>12C</sub> must match the voltage of V<sub>VDDIO</sub>. The DS90UB954-Q1 waits 1 ms after PDB goes high to allow time for power supply transients before sampling the IDX value and configuring the device to set the I2C address. The primary I2C target address is stored in the I2C Device ID register at address 0x0. In addition to the primary I2C target address, the DS90UB954-Q1 may be programmed to respond to up to 2 other I2C addresses. The two RX Port ID addresses provide direct access to the Receive Port 0 and Por1 registers without needing to set the paging controls normally required to access the port registers. In addition, these Rx port assigned I2C IDs also allow access to the shared registers in the same manner as the primary I2C target address. The I2C\_RX0\_ID and I2C\_RX1\_ID, registers are located in register address 0xF8 and 0xF9, respectively.



<span id="page-55-0"></span>

**Figure 7-24. Serial Control Bus Connection**

The IDX pin configures the control interface to one of eight possible device addresses. A pullup resistor and a pulldown resistor may be used to set the appropriate voltage ratio between the IDX input pin (V<sub>IDX</sub>) and V<sub>(VDD18)</sub>, each ratio corresponding to a specific device address. See Table 7-15, Serial Control Bus Addresses for IDX.

<b>NO</b>	V <sub>IDX</sub> VOLTAGE RANGE			V <sub>IDX</sub> TARGET <b>VOLTAGE</b>	<b>SUGGESTED STRAP</b> <b>RESISTORS (1% TOL)</b>		<b>PRIMARY ASSIGNED I2C</b> <b>ADDRESS</b>	
	<b>V<sub>MIN</sub></b>	V <sub>TYP</sub>	<b>V<sub>MAX</sub></b>	$(V)$ ; VDD1P8 = 1.80V	$R_{HIGH}$ ( k $\Omega$ )	$R_{LOW}$ (kΩ)	7-BIT	$8 - BIT$
$\Omega$	$\Omega$	$\mathbf 0$	$ 0.131 \times V_{(VDD18)} $	0	<b>OPEN</b>	10.0	0x30	0x60
1	$0.179 \times$ $V_{(VDD18)}$	$0.213 \times$ $V_{(VDD18)}$	$0.247 \times V_{(VDD18)}$	0.374	88.7	23.2	0x32	0x64
$\mathfrak{p}$	$0.296 \times$ $V_{(VDD18)}$	$0.330 \times$ $V_{(VDD18)}$	$0.362 \times V_{(VDD18)}$	0.582	75.0	35.7	0x34	0x68
3	$0.412 \times$ $V_{(VDD18)}$	$0.443 \times$ $V_{(VDD18)}$	$0.474 \times V_{(VDD18)}$	0.792	71.5	56.2	0x36	0x6C
4	$0.525 \times$ $V_{(VDD18)}$	$0.559 \times$ $V_{(VDD18)}$	$0.592 \times V_{(VDD18)}$	0.995	78.7	97.6	0x38	0x70
5	$0.642 \times$ $V_{(VDD18)}$	$0.673 \times$ $V_{(VDD18)}$	$0.704 \times V_{(VDD18)}$	1.202	39.2	78.7	0x3A	0x74
6	$0.761 \times$ $V_{(VDD18)}$	$0.792 \times$ $V_{(VDD18)}$	$0.823 \times V_{(VDD18)}$	1.420	25.5	95.3	0x3C	0x78
$\overline{7}$	$0.876 \times$ $V_{(VDD18)}$	$V_{(VDD18)}$	$V_{(VDD18)}$	1.8	10.0	<b>OPEN</b>	0x3D	0x7A

**Table 7-15. Serial Control Bus Addresses for IDX**

## *7.5.1.3 Basic I2C Serial Bus Operation*

The serial control bus consists of two signals, SCL and SDA. SCL is a Serial Bus Clock Input. SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pullup resistor to 1.8-V or 3.3-V nominal V<sub>I2C</sub>. For most applications, TI recommends a 4.7-kΩ pullup resistor to V<sub>I2C</sub>. However, the pullup resistor value may be adjusted for capacitive loading and data rate requirements. The signals are either pulled High or driven Low.

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SCL transitions Low while SDA is High. A STOP occurs when SDA transitions High while SCL is also HIGH. See [Figure 7-25.](#page-56-0)

<span id="page-56-0"></span>



**Figure 7-25. START and STOP Conditions**

To communicate with a target device, the host controller (controller) sends the target address and listens for a response from the target. This response is referred to as an acknowledge bit (ACK). If a target on the bus is addressed correctly, it acknowledges (ACKs) the controller by driving the SDA bus low. If the address does not match the target address of the device, it not-acknowledges (NACKs) the controller by letting SDA be pulled High. ACKs also occur on the bus when data is being transmitted. When the controller is writing data, the target ACKs after every data byte is successfully received. When the controller is reading data, the controller ACKs after every data byte is received to let the target know it wants to receive another data byte. When the controller wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in Figure 7-26 and a WRITE is shown in Figure 7-27.



For more information on I2C interface requirements and throughput considerations, refer to *[I2C Communication](https://www.ti.com/lit/pdf/SNLA131) [Over FPD-Link III With Bidirectional Control Channel](https://www.ti.com/lit/pdf/SNLA131)* (SNLA131) and *[I2C Over DS90UB913/4 FPD-Link III With](https://www.ti.com/lit/pdf/snla222) [Bidirectional Control Channel](https://www.ti.com/lit/pdf/snla222)* (SNLA222).

# **7.5.2 I2C Target Operation**

The DS90UB954-Q1 implements an I2C-compatible target capable of operation compliant to the Standard, Fast, and Fast-plus modes of operation allowing I2C operation at up to 1-MHz clock frequencies. Local I2C



transactions to access DS90UB954-Q1 registers can be conducted 2 ms after power supplies are stable and PDB is brought high. For accesses to local registers, the I2C Target operates without stretching the clock. The primary I2C target address is set through the IDx pin. The primary I2C target address is stored in the I2C Device ID register at address 0x0. In addition to the primary I2C target address, the DS90UB954-Q1 may be programmed to respond to up to two other I2C addresses. The two RX Port ID addresses provide direct access to the Receive Port registers without needing to set the paging controls normally required to access the port registers.

# **7.5.3 Remote Target Operation**

The Bidirectional control channel provides a mechanism to read or write I2C registers in remote devices over the FPD-Link III interface. The I2C Controller located at the Deserializer must support I2C clock stretching. Accesses to serializer or remote target devices over the Bidirectional Control Channel will result in clock stretching to allow for response time across the link. The DS90UB954-Q1 acts as an I2C target on the local bus, forwards read and write requests to the remote device, and returns the response from the remote device to the local I2C bus. To allow for the propagation and regeneration of the I2C transaction at the remote device, the DS90UB954-Q1 will stretch the I2C clock while waiting for the remote response. To communicate with a remote target device, the Rx Port which is intended for messaging also must be selected in register 0x4C. The I2C address of the currently selected RX Port serializer will be populated in register 0x5B of the DS90UB954-Q1. The BCC\_CONFIG register 0x58 also must have bit 6, I2C PASS THROUGH set to one. If enabled, local I2C transactions with valid address decode will then be forwarded through the Bidirectional Control Channel to the remote I2C bus. When I2C PASS THROUGH is set, the deserializer will only propagate messages that it recognizes, such as the registered serializer alias address (SER ALIAS), or any registered remote target alias attached to the serializer I2C bus (TARGET ALIAS) assigned to the specific Rx Port0 or Port 1. Setting PASS THROUGH ALL and AUTO ACK are less common use cases and primarily used for debugging I2C messaging as they will respectively pass all addresses regardless of valid I2C address (PASS\_THROUGH\_ALL) and acknowledge all I2C commands without waiting for a response from serializer (AUTO\_ACK).

# *7.5.3.1 Remote I2C Targets Data Throughput*

Since the BCC buffers each  $1^2C$  data byte and regenerates the  $1^2C$  protocol on the remote side of the link, the overall I<sup>2</sup>C throughput will be reduced. The reduction is dependent on the operating frequencies of the local and remote interfaces. The local I<sup>2</sup>C rate is based on the host controller clock rate, while the remote rate depends on the settings for the proxy I2C controller (SCL frequency).

For purposes of understanding the effects of the BCC on data throughput from a host controller to a remote I<sup>2</sup>C controller, the approximate bit rate including latency timings across the control channel can be calculated by the following:

9 bits / ((Host bit \* 9) + (Remote bit \* 9) + FCdelay + BCCdelay)

Example of DS90UB953/954 chipset:

For the 100 kbit/s (100 kHz) :

Host  $bit = 10us (100 kHz)$ 

Remote  $bit = 13.5$ us (default 74 kHz)

FCdelay = 225ns (typical value)

BCCdelay = 1.5us (typical value for 50 Mbps back channel rate)

Effective rate = 9bits / (90us + 121us + 0.225us + 1.5us) = 42.3 kbit/s



## **Table 7-16. Typical Achievable Bit Rates**

#### **Table 7-16. Typical Achievable Bit Rates (continued)**



Since the I<sup>2</sup>C protocol includes overhead for sending address information as well as START and STOP bits, the actual data throughput depends on the size and type of transactions used. Use of large bursts to read and write data will result in higher data transfer rates.

## **7.5.4 Remote Target Addressing**

Various system use cases require multiple sensor devices with the same fixed I2C target address to be remotely accessible from the same I2C bus at the deserialilzer. The DS90UB954-Q1 provides target ID virtual addressing to differentiate target target addresses when connecting two or more remote devices. Eight pairs of TargetAlias and TargetID registers are allocated for each FPD-Link III Receive port in registers 0x5C through 0x6C. The TargetAlias register allows programming a virtual address which the host controller uses to access the remote device. The TargetID register provides the actual target address for the device on the remote I2C bus. Since eight pairs of registers are available for each port (total of 16 pairs), multiple devices may be directly accessible remotely without need for reprogramming. Multiple TargetAlias can be assigned to the same TargetID as well.

#### **7.5.5 Broadcast Write to Remote Target Devices**

The DS90UB954-Q1 provides a mechanism to broadcast I2C writes to remote devices (either remote targets or serializers). For each Receive port, the TargetID and TargetAlias register pairs would be programmed with the same TargetAlias value so they would each respond to the local I2C access. The TargetID value would match the intended remote device address, either remote target or serializers. For each receive port, on of the TargetAlias registers is set with an Alias value. For each port, the TargetID value is set to the address of the remote device. These values may be the same. To access the remote serializer registers rather than a remote target, the serializer ID (SER\_IDX or SER\_IDY) would be used as the TargetID value.

#### *7.5.5.1 Code Example for Broadcast Write*

```
"FPD3 PORT SEL Boardcast RX0/1"
\overline{W}riteI2C\overline{(0x4c, 0x0f)} # RX PORT0 read; RX0/1 write
   " enable pass through"
WriteI2C(0x58,0x58) # enable pass through
WriteI2C(0x5c,0x18) # "SER_ALIAS_ID"
WriteI2C(0x5d,0x60) # "TargetID[\overline{0}]"
WriteI2C(0x65,0x60) # "TargetAlias[0]"
WriteI2C(0x7c,0x01) # "FV_POLARITY"
WriteI2C(0x70, 0x1f) # RAW10 datatype yuv422b10 VC0
```
## **7.5.6 I2C Controller Proxy**

The DS90UB954-Q1 implements an I2C controller that acts as a proxy controller to regenerate I2C accesses originating from a remote serializer (DS90UB935-Q1, DS90UB933-Q1, DS90UB913A-Q1, or the DS90UB953- Q1). By default, the I2C Controller Enable bit (I2C\_CONTROLLER\_EN) in register 0x05[2]= 0 to block Controller access to local deserialilzer I2C from remote serializers. Set I2C\_CONTROLLER\_EN] = 1 if system requires the deserializer to act as proxy controller for remote serializers on the local deserializer I2C bus. The proxy controller is an I2C compatible controller, capable of operating with Standard-mode, Fast-mode, or Fast-mode Plus I2C timing. It is also capable of arbitration with other controllers, allowing multiple controllers and targets to exist on the I2C bus. A separate I2C proxy controller is implemented for each Receive port. This allows independent operation for all sources to the I2C interface. Arbitration between multiple sources is handled automatically using I2C multi-controller arbitration.

#### **7.5.7 I2C Controller Proxy Timing**

The proxy controller timing parameters are based on the REFCLK timing. Timing accuracy for the I2C proxy controller based on the REFCLK or XTL clock source attached to the DS90UB954-Q1 deserializer. Before REFCLK is applied the deserializer will default to internal reference clock with accuracy of 25 MHz ±10%.The I2C Controller regenerates the I2C read or write access using timing controls in the registers 0xA and 0xB to



regenerate the clock and data signals to meet the desired I2C timing in standard, fast, or fast-plus modes of operation.

I2C Controller SCL High Time is set in register 0x0A[7:0]. This field configures the high pulse width of the SCL output when the Serializer is the Controller on the local deserializer I2C bus. The default value is set to provide a minimum 5-µs SCL high time with the reference clock at 25 MHz + 100 ppm including four additional oscillator clock periods or synchronization and response time. Units are 40 ns for the nominal oscillator clock frequency, giving Min delay = 40 ns  $\times$  (SCL HIGH TIME + 4).

I2C Controller SCL Low Time is set in register 0x0B[7:0]. This field configures the low pulse width of the SCL output when the Serializer is the Controller on the local deserializer I2C bus. This value is also used as the SDA setup time by the I2C Target for providing data prior to releasing SCL during accesses over the BiDirectional Control Channel. The default value is set to provide a minimum 5-µs SCL high time with the reference clock at 25 MHz + 100 ppm including four additional oscillator clock periods or synchronization and response time. Units are 40 ns for the nominal oscillator clock frequency, giving Min\_delay = 40 ns  $\times$  (SCL\_HIGH\_TIME + 4). See Table 7-17 example settings for Standard mode, Fast mode, and Fast Mode Plus timing.

## **Table 7-17. Typical I2C Timing Register Settings**



#### *7.5.7.1 Code Example for Configuring Fast Mode Plus I2C Operation*

"RX0 I2C Controller Fast Plus Configuration" WriteI2C(0x02,0x3E) # Enable Proxy WriteI2C(0x4c,0x01) # Select RX\_PORT0 # Set SCL High and Low Time delays WriteI2C(0x0a,0x06) # SCL High WriteI2C(0x0b,0x0C) # SCL Low



## **7.5.8 Interrupt Support**

Interrupts can be brought out on the INTB pin as controlled by the INTERRUPT\_CTL 0x23 and INTERRUPT\_STS 0x24 registers. The main interrupt control registers provide control and status for interrupts from the individual sources. Sources include each of the two FPD-Link III Receive ports as well as the CSI-2 Transmit port. Clearing interrupt conditions requires reading the associated status register for the source. The setting of the individual interrupt status bits is not dependent on the related interrupt enable controls. The interrupt enable controls whether an interrupt is generated based on the condition, but does not prevent the interrupt status assertion.

The DS90UB954-Q1 devices have built in flexibility such that the main interrupt may be brought to any GPIO pin through the GPIOx\_PIN\_CTL register for that pin (see *[Table 7-35](#page-76-0)*). Note that the GPIO3 pin is the only GPIO that is implemented as open-drain, so this is the preferred pin for signaling the interrupt.

For an interrupt to be generated based on one of the interrupt status assertions, both the individual interrupt enable and the INT\_EN control must be set in the INTERRUPT\_CTL 0x23 register. For example, to generate an interrupt if IS\_RX0 is set, both the IE\_RX0 and INT\_EN bits must be set. If IE\_RX0 is set but INT\_EN is not, the INT status is indicated in the INTERRUPT STS register, and the INTB pin does not indicate the interrupt condition.

See the INTERRUPT\_CTL 0x23 and INTERRUPT\_STS 0x24 registers for details.

## *7.5.8.1 Code Example to Enable Interrupts*

```
# "RX0/1 INTERRUPT_CTL enable"
WriteI2C(0x23, 0xBF) # RX all & INTB PIN EN
# Individual RX0/1 INTERRUPT CTL enable
# "RX0 INTERRUPT_CTL enable"
WriteI2C(0x4C, 0x\overline{0}1) # RX0
WriteI2C(0x23,0x81) # RX0 & INTB PIN EN
# "RX1 INTERRUPT_CTL enable"
WriteI2C(0x4C, 0x\overline{1}2) # RX1
WriteI2C(0x23,0x82) # RX1 & INTB PIN EN
```
#### *7.5.8.2 FPD-Link III Receive Port Interrupts*

For each FPD-Link III Receive port, multiple options are available for generating interrupts. Interrupt generation is controlled through the PORT\_ICR\_HI 0xD8 and PORT\_ICR\_LO 0xD9 registers. In addition, the PORT\_ISR\_HI 0xDA and PORT\_ISR\_LO 0xDB registers provide read-only status for the interrupts. Clearing of interrupt conditions is handled by reading the RX\_PORT\_STS1, RX\_PORT\_STS2, and CSI\_RX\_STS registers. The status bits in the PORT\_ISR\_HI/LO registers are copies of the associated bits in the main status registers.



To enable interrupts from one of the Receive port interrupt sources:

- 1. Enable the interrupt source by setting the appropriate interrupt enable bit in the PORT ICR. HI or PORT\_ICR\_LO register
- 2. Set the RX Port X Interrupt control bit (IE\_RXx) in the INTERRUPT\_CTL register
- 3. Set the INT\_EN bit in the INTERRUPT\_CTL register to allow the interrupt to assert the INTB pin low

To clear interrupts from one of the Receive port interrupt sources:

- 1. (optional) Read the INTERRUPT\_STS register to determine which RX Port caused the interrupt
- 2. (optional) Read the PORT\_ISR\_HI and PORT\_ISR\_LO registers to determine source of interrupt
- 3. Read the appropriate RX\_PORT\_STS1, RX\_PORT\_STS2, or CSI\_RX\_STS register to clear the interrupt.

The first two steps are optional. The interrupt could be determined and cleared by just reading the status registers.

#### **7.5.8.2.1 Interrupts on Forward Channel GPIO**

When connected to the DS90UB935-Q1 or DS90UB953-Q1 serializer, interrupts can be generated on changes in any of the four forward channel GPIOs per port. Interrupts are enabled by setting bits in the FC\_GPIO\_ICR register. Interrupts may be generated on rising and/or falling transitions on the GPIO signal. The GPIO interrupt status is cleared by reading the FC GPIO STS register.

Interrupts should only be used for GPIO signals operating at less than 10 MHz. High or low pulses that are less than 100 ns might not be detected at the DS90UB954-Q1. To avoid false interrupt indications, the interrupts should not be enabled until after the Forward Channel GPIOs are enabled at the serializer.

#### **7.5.8.2.2 Interrupts on Change in Sensor Status**

The FPD-Link III Receiver recovers 32-bits of Sensor status from the attached DS90UB935-Q1 or DS90UB953- Q1 serializer. Interrupts may be generated based on changes in the Sensor Status values received from the forward channel. The Sensor Status consists of 4 bytes of data, which may be read from the SENSOR\_STS\_x registers for each Receive port. Interrupts may be generated based on a change in any of the bits in the first byte (SENSOR\_STS\_0). Each bit can be individually masked for Rising and/or Falling interrupts.

Two registers control the interrupt masks for the SENSOR STS bits: SEN\_INT\_RISE\_CTL and SEN\_INT\_FALL\_CTL.

Two registers provide interrupt status: SEN\_INT\_RISE\_STS, SEN\_INT\_FALL\_STS.

If a mask bit is set, a change in the associated SENSOR STS 0 bit will be detected and latched in the SEN\_INT\_RISE\_STS or SEN\_INT\_FALL\_STS registers. If the mask bit is not set, the associated interrupt status bit will always be 0. If any of the SEN\_INT\_RISE\_STS or SEN\_INT\_FALL\_STS bits is set, the IS\_FC\_SEN\_STS bit will be set in the PORT\_ISR\_HI register.



#### *7.5.8.3 Code Example to Readback Interrupts*

```
INTERRUPT_STS = ReadI2C(0x24) # 0x24 INTERRUPT_STS 
if ((INTERRUPT_STS & 0x80) >> 7):
     print "# GLOBAL INTERRUPT DETECTED "
if ((INTERRUPT STS & 0x40) >> 6):
     print "# RESERVED "
if ((INTERRUPT STS & 0x10) >> 4):
    print "# IS CSI TX DETECTED '
if ((INTERRUPT_STS \bar{\kappa} 0x02) >> 1):
    print "# IS RX1 DETECTED "
if ((INTERRUPT \overline{S}TS & 0x01) ):
    print "# IS RX0 DETECTED "
# "################################################"
 "RX0 status"
# "################################################"
WriteReg(0x4C,0x01) # RX0
PORT ISR LO = ReadI2C(0xDB)print "0xDB PORT_ISR_LO : ", hex(PORT_ISR_LO) # readout; cleared by RX_PORT_STS2
if ((PORT ISR LO \& 0x40) >> 6):
     print "# IS_LINE_LEN_CHG INTERRUPT DETECTED "
if (\overline{PORT\_ISR\_LO} \& \overline{0x20}) \rightarrow 5):
 print "# IS_LINE_CNT_CHG DETECTED "
if ((PORT_ISR_LO & 0x10) >> 4):
 print "# IS_BUFFER_ERR DETECTED "
if ((PORT_ISR_LO & 0x08) >> 3):
 print "# IS_CSI_RX_ERR DETECTED "
if (PORT_ISR_L\overline{O} & \overline{0}x0\overline{4}) >> 2):
    print "# IS FPD3 PAR ERR DETECTED "
if ((PORT ISR L\overline{0} & 0\overline{x}02) >> 1):
    print "# IS PORT PASS DETECTED "
if (\overline{PORT\_ISR\_L\overline{O}} \& 0\overline{x}01) ) :
    print "# IS_LOCK STS DETECTED "
################################################
PORT_ISR_HI = ReadI2C(0xDA)<br>print "0xDA PORT_ISR_HI : ",
                               hex (PORT ISR HI) # readout; cleared by RX PORT STS2
if ((PORT_ISR_HI \& 0x04) >> 2):
     print "# IS_FPD3_ENC_ERR DETECTED "
if ((PORT_ISR_HI & 0x02) >> 1):
 print "# IS_BCC_SEQ_ERR DETECTED "
if (\overline{PORT\_ISR\_HT} \& \overline{0}x01) ) :
    print "# IS BCC CRC ERR DETECTED "
################################################
RX PORT STS1 = ReadI2C(0x4D) # R/COR
if ((RX_PORT_STS1 & 0xc0) >> 6) == 1:
 print "# RX_PORT_NUM = RX1"
elif ((RX_PORT_STS1 & 0xc0) >> 6) == 0:
    print \overline{''} # RX PORT NUM = RX0"
if ((RX_PORT_STS1 & 0x20) >> 5):
    print "# BCC CRC ERR DETECTED "
if ((RX PORT STS\overline{1} & \overline{0}x10) >> 4):
    print "# LOCK STS CHG DETECTED "
if ((RX PORT STS1 \& 0x08) >> 3):
    print "# BCC_SEQ_ERROR DETECTED "
if ((RX_PORT_STS\overline{1} & \overline{0}x04) >> 2):
    print "# PARITY ERROR DETECTED "
if ((RX PORT STS1 \kappa 0x02) >> 1):
 print "# PORT_PASS=1 "
if ((RX_PORT_STS1 & 0x01) ):
    print "# LOCK STS=1
################################################
RX PORT STS2 = ReadI2C(0x4E)if (KX^-PORT STS2 & 0x80) >> 7):
    print "# LINE_LEN_UNSTABLE DETECTED "
if ((RX_PORT_STS2 \& 0x40) >> 6):
    print "# LINE LEN CHG "
if ((RX PORT STS2 \& 0x20) >> 5):
 print "# FPD3_ENCODE_ERROR DETECTED "
if ((RX_PORT_STS2 & 0x10) >> 4):
     print "# BUFFER_ERROR DETECTED "
if ((RX PORT STS2 \& 0x08) >> 3):
    print "# CSI ERR DETECTED "
if ((RX_PORT_STS\bar{2} & 0x04) >> 2):
    print "# FREQ STABLE DETECTED "
if ((RX PORT_STS2 \& 0x02) >> 1):
```
#### **DS90UB954-Q1**

[SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023 **[www.ti.com](https://www.ti.com)**



 print "# CABLE\_FAULT DETECTED " if ((RX PORT STS2  $\overline{\&}$  0x01) ): print "# LINE CNT CHG DETECTED " ## # "##" "RX1 status" # "##" WriteReg(0x4C,0x12) # RX1 PORT\_ISR\_LO = ReadI2C(0xDB) # PORT\_ISR\_LO readout; cleared by RX\_PORT\_STS2 if  $(\overline{(\text{PORT ISR LO & 0x40)}} >> 6)$ : print "# IS\_LINE\_LEN\_CHG INTERRUPT DETECTED " if ((PORT ISR  $L\overline{O}$  &  $0x^20$ ) >> 5): print "# IS\_LINE\_CNT\_CHG DETECTED " if ((PORT ISR  $L\overline{O}$  &  $0x10$ ) >> 4): print "# IS BUFFER ERR DETECTED " if ((PORT\_ISR\_LO & 0x08) >> 3): print "# IS\_CSI\_RX\_ERR DETECTED " if  $(PORT ISR_L\overline{0} & \overline{0}x0\overline{4}) >> 2)$ : print "# IS FPD3 PAR ERR DETECTED " if  $((PORT ISR L0 & 0x02) >> 1):$ print "# IS PORT PASS DETECTED " if  $((PORT_ISR_L\overline{LO} & 0\overline{x}01) )$  : print "# IS LOCK STS DETECTED " ## PORT ISR HI = ReadI2C(0xDA) # readout; cleared by RX\_PORT\_STS2 if ((PORT\_ISR\_HI & 0x04) >> 2): print "# IS\_FPD3\_ENC\_ERR DETECTED " if ((PORT\_ISR\_HI &  $0\overline{x}02$ ) >> 1): print "# IS\_BCC\_SEQ\_ERR DETECTED " if ((PORT\_ISR\_HI & 0x01) ) : print "# IS BCC CRC ERR DETECTED " ## RX PORT STS1 = ReadI2C(0x4D) # R/COR  $if^-$  ((RX<sup>-</sup>PORT STS1 & 0xc0) >> 6) == 1:  $\text{print}$  "#  $\text{RX}$  PORT\_NUM = RX1" elif ((RX PORT STS1  $\overline{\&}$  0xc0) >> 6) == 0:  $print$   $\overline{r}$   $\overline{r}$   $\overline{R}$  PORT NUM = RX0" if ((RX\_PORT\_STS1 & 0x20) >> 5): print "# BCC\_CRC\_ERR DETECTED " if ((RX PORT STS $\overline{1}$  &  $\overline{0}x10$ ) >> 4): print "# LOCK STS CHG DETECTED " if  $(RX$  PORT STS1  $\&$  0x08) >> 3): print "# BCC SEQ ERROR DETECTED " if ((RX PORT STS $\overline{1}$  &  $\overline{0}x04$ ) >> 2): print "# PARITY\_ERROR DETECTED " if ((RX PORT STS1  $\&$  0x02) >> 1): print "# PORT\_PASS=1 " if ((RX\_PORT\_STS1 & 0x01) ): print "# LOCK\_STS=1 " ## RX PORT  $STS2 = ReadI2C(0x4E)$  $if^-$  ((RX<sup>-</sup>PORT STS2 & 0x80) >> 7): print "# LINE LEN UNSTABLE DETECTED " if ((RX PORT STS2 &  $0x40$ ) >> 6): print "# LINE LEN CHG " if  $(KX PORT STS2^- & 0x20) >> 5$ : print "# FPD3 ENCODE ERROR DETECTED " if  $((RX_PORT_STS2 \& 0x10) >> 4)$ : print "# BUFFER ERROR DETECTED ' if ((RX PORT STS2  $\&0x08$ ) >> 3): print "# CSI ERR DETECTED if  $(RX$  PORT STS $\overline{2}$  & 0x04) >> 2): print "# FREQ\_STABLE DETECTED " if ((RX PORT  $STS2^-$ & 0x02) >> 1): print "# CABLE FAULT DETECTED " if ((RX PORT STS2  $\overline{\&}$  0x01) ):  $prin$   $"$   $"$  LINE CNT CHG DETECTED " ##

#### *7.5.8.4 CSI-2 Transmit Port Interrupts*

The following interrupts are available for each CSI-2 Transmit Port:

- Pass indication
- Synchronized status



- Deassertion of Pass indication for an input port assigned to the CSI-2 TX Port
- Loss of Synchronization between input video streams
- RX Port Interrupt interrupts from RX Ports mapped to this CSI-2 Transmit port

See the CSI\_TX\_ICR address 0x36 and CSI\_TX\_ISR address 0x37 registers for details.

The setting of the individual interrupt status bits is not dependent on the related interrupt enable controls. The interrupt enable controls whether an interrupt is generated based on the condition, but does not prevent the interrupt status assertion.

## **7.5.9 Error Handling**

In the DS90UB954-Q1 , the FPD-Link III receiver transfers incoming video frames to internal video buffers for forwarding to the CSI-2 Transmit ports. When the DS90UB954-Q1 detects an error condition the standard operation would be to flag this error condition and truncate sending the CSI-2 frame to avoid sending corrupted data downstream. When the DS90UB954-Q1 recovers from an error condition, it will provide Start of Frame and resume sending valid data. Consequently, when the downstream CSI-2 input receives a repeated Start of Frame condition, this will indicate that the data received in between the prior start of frame is suspect and the signal processor can then discard the suspected data. The settings in registers PORT\_CONFIG2 (0x7C) and PORT\_PASS\_CTL (0x7D) can be used to change how the 954 handles errors when passing video frames. The receive ports may be configured to qualify the incoming video, providing a status indication and preventing forwarding of video frames until certain error free conditions are met. The Pass indication may be used to prevent forwarding packets to the internal video buffers by setting the PASS\_DISCARD\_EN bit in the PORT\_PASS\_CTL register. When this bit is set, video input will be discarded until the Pass signal indicates valid receive data. The Receive port will indicate Pass status once specific conditions are met including a number of valid frames received. Valid frames may include requiring no FPD-Link III Parity errors and consistent frame size including video line length and/or number of video lines.

In addition, the Receive port may be programmed to truncate video frames containing errors or prevent the forwarding of video until the Pass conditions are met. Register settings in PORT\_CONFIG2 register 0x7C can be used to truncate frames on different line/frame sizes or a CSI-2 parity error is detected. When the deserializer truncates frames in cases of different line/frame sizes different line/frame sizes, the video frame will stop immediately with no frame end packet. Often the condition will not be cleared until the next valid frame is received.

The Rx Port PASS indication may be used to prevent forwarding packets to the internal video buffers by setting the PASS\_DISCARD\_EN bit in the PORT\_PASS\_CTL register 0x7D. When this bit is set, video input will be discarded until the Pass signal indicates valid receive data. The incoming video frames may be truncated based on error conditions or change in video line size or number of lines. These functions are controlled by bits in the PORT CONFIG2 register. When truncating video frames, the video frame may be truncated after sending any number of video lines. A truncated frame will not send a Frame End packet to the CSI-2 Transmit port.

#### *7.5.9.1 Receive Frame Threshold*

The FPD-Link III Receiver may be programmed to require a specified number of valid video frames prior to indicating a Pass condition and forwarding video frames. The number of required valid video frames is programmable through the PASS\_THRESH field in the PORT\_PASS\_CTL register 0x7D ([Table 7-135](#page-114-0)). The threshold can be programmed from 0 to 3 video frames. If set to 0, Pass will typically be indicated as soon as the FPD-Link III Receiver reports Lock to the incoming signal. If set greater than 0, the Receiver will require that number of valid frames before indicating Pass. Determination of valid frames will be dependent on the control bits in the PORT\_PASS\_CTL register. In the case of a Parity Error, when PASS\_PARITY\_ERR is set to 1 forwarding will be enabled one frame early. To ensure at least one good frame occurs following a parity error the counter should be set to 2 or higher when PASS\_PARITY\_ERR = 1.

## *7.5.9.2 Port PASS Control*

When the PASS\_LINE\_SIZE control is set in the PORT\_PASS\_CTL register, the Receiver will qualify received frames based on having a consistent video line size. For PASS\_LINE\_SIZE to be clear, the deserializer checks that the received line length remains consistent during the frame and between frames. For each video line, the length (in bytes) will be determined. If it varies then we will flag this condition. Each video line in the packet must



be the same size, and the line size must be consistent across video frames. A change in video line size will restart the valid frame counter.

When the PASS LINE CNT control is set in the PORT PASS CTL register, the Receiver will qualify received frames based on having a consistent frame size in number of lines. A change in number of video lines will restart the valid frame counter.

When the PASS\_PARITY\_ERR control is set in the PORT\_PASS\_CTL register, the Receiver will clear the Pass indication on receipt of a parity error on the FPD-Link III interface. The valid frame counter will also be cleared on the parity error event. When PASS\_PARITY\_ERR is set to 1, TI also recommends setting PASS\_THRESHOLD to 2 or higher to ensure at least one good frame occurs following a parity error.

## **7.5.10 Timestamp – Video Skew Detection**

The DS90UB954-Q1 implements logic to detect skew between video signaling from attached Sensors. For each input port, the DS90UB954-Q1 provides the ability to capture a timestamp for both a start-of-frame and start-of-line event. Comparison of timestamps can provide information on the relative skew between the ports. Start-of-frame timestamps are generated at the active edge of the Vertical Sync signal in Raw mode. Start-of-line timestamps are generated at the start of reception of the Nth line of video data after the start-of-frame for either mode of operation. The function does not use the Line Start (LS) packet or Horizontal Sync controls to determine the start of lines. Timestamp operation is not supported if multiple video streams (Virtual Channels) are present on a single Rx port.

The skew detection can run in either a FrameSync mode or free-run mode.

Skew detection can be individually enabled for each RX port.

For start-of-line timestamps, a line number must be programmed. The same line number is used for all channels. Prior to reading timestamps, the TS\_FREEZE bit for each port that will be read should be set. This will prevent overwrite of the timestamps by the detection circuit until all timestamps have been read. The freeze condition will be released automatically once all frozen timestamps have been read. The freeze bits can also be cleared if it does not read all the timestamp values.

The TS\_STATUS register includes the following:

- Flags to indicate multiple start-of-frame per FrameSync period
- Flag to indicate Timestamps Ready
- Flags to indicate Timestamps valid (per port) if ports are not synchronized, all ports may not indicate valid timestamps

The Timestamp Ready flag will be cleared when the TS\_FREEZE bit is cleared.

#### **7.5.11 Pattern Generation**

The DS90UB954-Q1 supports an internal pattern generation feature to provide a simple way to generate video test patterns for the CSI-2 transmitter outputs. Two types of patterns are supported: Reference Color Bar pattern and Fixed Color patterns and accessed by the Pattern Generator page 0 in the indirect register set.

Prior to enabling the Packet Generator, the following should be done:

- 1. Disable video forwarding by setting bits [5:4] of the FWD\_CTL1 register (that is, set register 0x20 to 0x30).
- 2. Configure CSI-2 Transmitter operating speed using the CSI\_PLL\_CTL register.
- 3. Enable the CSI-2 Transmitter for port 0 using the CSI\_CTL register

#### *7.5.11.1 Reference Color Bar Pattern*

The Reference Color Bar Patterns are based on the pattern defined in Appendix D of the mipi CTS for D-PHY\_v1-1\_r03 specification. The pattern is an eight color bar pattern designed to provide high, low, and medium frequency outputs on the CSI-2 transmit data lanes.

The CSI-2 Reference pattern provides eight color bars by default with the following byte data for the color bars: X bytes of 0xAA (high-frequency pattern, inverted) X bytes of 0x33 (mid-frequency pattern) X bytes of 0xF0



(low-frequency pattern, inverted) X bytes of 0x7F (lone 0 pattern) X bytes of 0x55 (high-frequency pattern) X bytes of 0xCC (mid-frequency pattern, inverted) X bytes of 0x0F (low-frequency pattern) Y bytes of 0x80 (lone 1 pattern) In most cases, Y will be the same as X. For certain data types, the last color bar may need to be larger than the others to properly fill the video line dimensions.

The Pattern Generator is programmable with the following options:

- Number of color bars (1, 2, 4, or 8)
- Number of bytes per line
- Number of bytes per color bar
- CSI-2 DataType field and VC-ID
- Number of active video lines per frame
- Number of total lines per frame (active plus blanking)
- Line period (possibly program in units of 10 ns)
- Vertical front porch number of blank lines prior to FrameEnd packet
- Vertical back porch number of blank lines following FrameStart packet

The pattern generator relies on proper programming by software to ensure the color bar widths are set to multiples of the block (or word) size required for the specified DataType. For example, for RGB888, the block size is 3 bytes which also matches the pixel size. In this case, the number of bytes per color bar must be a multiple of 3. The Pattern Generator is implemented in the CSI-2 Transmit clock domain, providing the pattern directly to the CSI-2 Transmitter. The circuit generates the CSI-2 formatted data.

## *7.5.11.2 Fixed Color Patterns*

When programmed for Fixed Color Pattern mode, Pattern Generator can generate a video image with a programmable fixed data pattern. The basic programming fields for image dimensions are the same as used with the Color Bar Patterns. When sending Fixed Color Patterns, the color bar controls allow alternating between the fixed pattern data and the bit-wise inverse of the fixed pattern data.

The Fixed Color patterns assume a fixed block size for the byte pattern to be sent. The block size is programmable through the register and is designed to support most 8-bit, 10-bit, and 12-bit pixel formats. The block size should be set based on the pixel size converted to blocks that are an integer multiple of bytes. For example, an RGB888 pattern would consist of 3-byte pixels and therefore require a 3-byte block size. A 2x12-bit pixel image would also require 3-byte block size, while a 3x12-bit pixel image would require nine bytes (two pixels) to send an integer number of bytes. Sending a RAW10 pattern typically requires a 5-byte block size for four pixels, so 1x10-bit and 2x10-bit could both be sent with a 5-byte block size. For 3x10-bit, a 15-byte block size would be required.

The Fixed Color patterns support block sizes up to 16 bytes in length, allowing additional options for patterns in some conditions. For example, an RGB888 image could alternate between four different pixels by using a twelve-byte block size. An alternating black and white RGB888 image could be sent with a block size of 6-bytes and setting first three bytes to 0xFF and next three bytes to 0x00.

To support up to 16-byte block sizes, a set of sixteen registers are implemented to allow programming the value for each data byte. The line period is calculated in units of 10 ns, unless the CSI-2 mode is set to 400-Mb operation in which case the unit time dependancy is 20 ns.

#### *7.5.11.3 Packet Generator Programming*

The information in this section provides details on how to program the Pattern Generator to provide a specific color bar pattern, based on datatype, frame size, and line size.

Most basic configuration information is determined directly from the expected video frame parameters. The requirements should include the datatype, frame rate (frames per second), number of active lines per frame, number of total lines per frame (active plus blanking), and number of pixels per line.

- PGEN\_ACT\_LPF Number of active lines per frame
- PGEN\_TOT\_LPF Number of total lines per frame
- PGEN\_LSIZE Video line length size in bytes. Compute based on pixels per line multiplied by pixel size in bytes



- CSI-2 DataType field and VC-ID
- Optional: PGEN\_VBP Vertical back porch. This is the number of lines of vertical blanking following Frame Valid
- Optional: PGEN\_VFP Vertical front porch. This is the number of lines of vertical blanking preceding Frame Valid
- PGEN\_LINE\_PD Line period in 10-ns units. Compute based on Frame Rate and total lines per frame
- PGEN\_BAR\_SIZE Color bar size in bytes. Compute based on datatype and line length in bytes (see details below)

#### **7.5.11.3.1 Determining Color Bar Size**

The color bar pattern should be programmed in units of a block or word size dependent on the datatype of the video being sent. The sizes are defined in the Mipi CSI-2 specification. For example, RGB888 requires a 3-byte block size which is the same as the pixel size. RAW10 requires a 5-byte block size which is equal to 4 pixels. RAW12 requires a 3-byte block size which is equal to 2 pixels.

When programming the Pattern Generator, software should compute the required bar size in bytes based on the line size and the number of bars. For the standard eight color bar pattern, that would require the following algorithm:

- Select the desired datatype, and a valid length for that datatype (in pixels).
- Convert pixels/line to blocks/line (by dividing by the number of pixels/block, as defined in the datatype specification).
- Divide the blocks/line result by the number of color bars (8), giving blocks/bar
- Round result down to the nearest integer
- Convert blocks/bar to bytes/bar and program that value into the PGEN\_BAR\_SIZE register

As an alternative, the blocks/line can be computed by converting pixels/line to bytes/line and divide by bytes/ block.

#### *7.5.11.4 Code Example for Pattern Generator*





## **7.5.12 FPD-Link BIST Mode**

An optional At-Speed Built-In Self Test (BIST) feature supports testing of the high-speed serial link and the back channel without external data connections. The BIST mode is enabled by either applying a logic high level to the BISTEN pin or programming the BIST configuration register 0xB3. This is useful in the prototype stage, equipment production, in-system test, and system diagnostics.

When BIST is activated, the DS90UB954-Q1 sends register writes to the Serializer through the Back Channel. The control channel register writes configure the Serializer for BIST mode operation. The serializer outputs a continuous stream of a pseudo-random sequence and drives the link at speed. The deserializer detects the test pattern and monitors it for errors. The serializer also tracks errors indicated by the CRC fields in each back channel frame.

The LOCK, PASS and CMLOUT output functions are all available during BIST mode. While the lock indications are required to identify the beginning of proper data reception, for any link failures or data corruption, the best indication is the contents of the error counter in the BIST\_ERR\_COUNT register 0x57 for each RX port. The test may select whether the Serializer uses an external or internal clock as reference for the BIST pattern frequency.

## *7.5.12.1 BIST Operation Through BISTEN Pin*

One method to enable BIST is by driving a logic high level on the BISTEN pin. During pin control BIST, the values on GPIO1 and GPIO0 pins will control whether the Serializer uses an external or internal clock for the BIST pattern. The values on GPIO1 and GPIO0 will be written to the Serializer register 0x14[2:1]. A value of 00 will select an external clock. A non-zero value will enable an internal clock of the frequency defined in the Serializer register 0x14. Note that when the DS90UB954-Q1 is paired with DS90UB933-Q1 or DS90UB913A-Q1, a setting of 11 may result in a frequency that is too slow for the DS90UB954-Q1 to recover. The GPIO1 and GPIO0 values are sampled at the start of BIST (when BISTEN pin transitions to high). Changing this value after BIST is enabled will not change operation. Link BIST can also be enabled by register control through the BIST Control register (address 0xB3)

## *7.5.12.2 BIST Operation Through Register Control*

The FPD-Link III BIST is configured and enabled by programming the BIST Control register (address 0xB3). BIST pass or fail status may be brought to GPIO pins by selecting the Pass indication for each receive port using the GPIOx PIN\_CTL registers. The Pass/Fail status will be deasserted low for each data error detected on the selected port input data. In addition, it is advisable to bring the Receiver Lock status for selected ports to the GPIO pins as well. After completion of BIST, the BIST Error Counter may be read to determine if errors occurred during the test. If the DS90UB954-Q1 failed to lock to the input signal or lost lock to the input signal, the BIST Error Counter will indicate 0xFF. The maximum normal count value will be 0xFE. The SER\_BIST\_ACT register bit 0xD0[5] can be monitored during testing to ensure BIST is activated in the serializer.

During BIST, DS90UB954-Q1 output activity are gated by BIST Control [7:6] (BIST OUT MODE[1:0]). as follows:

#### 00 : Outputs disabled during BIST

10 : Outputs enabled during BIST

When enabling the outputs by setting BIST\_OUT\_MODE = 10, the CSI-2 will be inactive by default (LP11 state). To exercise the CSI-2 interface during BIST mode, it is possible to Enable Pattern Generator to send a video data pattern on the CSI-2 outputs.

The BIST clock frequency is controlled by the BIST\_CLOCK\_SOURCE field in the BIST Control register. This 2-bit value will be written to the Serializer register 0x14[2:1]. A value of 00 will select an external clock. A non-zero value will enable an internal clock of the frequency defined in the Serializer register 0x14. Note that when the DS90UB954-Q1 is paired with DS90UB933-Q1or DS90UB913A-Q1, a setting of 11 may result in a frequency that is too slow for the DS90UB954-Q1 to recover. The BIST\_CLOCK\_SOURCE field is sampled at the start of BIST. Changing this value after BIST is enabled will not change operation.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNLS570C&partnum=DS90UB954-Q1)* 69



# **7.6 Register Maps**

In the register definitions under the *TYPE* and *DEFAULT* heading, the following definitions apply:

- $\cdot$  R = Read only access
- R/W = Read / Write access
- R/RC = Read only access, Read to Clear
- (R/W)/SC = Read / Write access, Self-Clearing bit
- (R/W)/S = Read / Write access, Set based on strap pin configuration at startup
- LL = Latched Low and held until read
- LH = Latched High and held until read
- S = Set based on strap pin configuration at startup

The DS90UB954-Q1 implements the following register blocks, accessible through I2C as well as the bidirectional control channel:

- **Main Registers**
- FPD-Link III RX Port Registers (separate register block for each of the four RX ports)
- CSI-2 Port Registers (separate register block for each of the CSI-2 ports)



# **Table 7-18. Main Register Map Descriptions**

## **7.6.1 I2C Device ID Register**

The I2C Device ID Register field always indicates the current value of the I2C ID. When bit 0 of this register is 0, this field is read-only and shows the strapped ID from device initialization after power on. When bit 0 of this register is 1, this field is read/write and can be used to assign any valid I2C ID address to the deserializer.



#### **Table 7-19. I2C Device ID (Address 0x00)**

<span id="page-70-0"></span>

# **7.6.2 Reset Register**

The Reset register allows for soft digital reset of the DS90UB954-Q1 device internal circuitry without using PDB hardware analog reset. Digital Reset 0 is recommended if desired to reset without overwriting configuration registers to default values.





## **7.6.3 General Configuration Register**

The general configuration register enables and disables high level block functionality.







## **7.6.4 Revision/Mask ID Register**

Revision ID field for production silicon version can be read back from this register.





## **7.6.5 DEVICE\_STS Register**

Device status register provides read back access to high level link diagnostics.



#### **Table 7-23. DEVICE\_STS (Address 0x04)**

## **7.6.6 PAR\_ERR\_THOLD\_HI Register**

For each port, if the FPD-Link III receiver detects a number of parity errors greater than or equal to total value in PAR\_ERR\_THOLD[15:0], the PARITY\_ERROR flag is set in the RX\_PORT\_STS1 register. PAR\_ERR\_THOLD\_HI contains bits [15:8] of the 16 bit parity error threshold PAR\_ERR\_THOLD[15:0].



#### **Table 7-24. PAR\_ERR\_THOLD\_HI (Address 0x05)**

#### **7.6.7 PAR\_ERR\_THOLD\_LO Register**

For each port, if the FPD-Link III receiver detects a number of parity errors greater than or equal to total value in PAR\_ERR\_THOLD[15:0], the PARITY\_ERROR flag is set in the RX\_PORT\_STS1 register. PAR\_ERR\_THOLD\_LO contains bits [7:0] of the 16 bit parity error threshold PAR\_ERR\_THOLD[15:0].



#### **Table 7-25. PAR\_ERR\_THOLD\_LO (Address 0x06)**


# **7.6.8 BCC Watchdog Control Register**

The BCC watchdog timer allows termination of a control channel transaction if it fails to complete within a programmed amount of time.



# **Table 7-26. BCC Watchdog Control (Address 0x07)**

#### **7.6.9 I2C Control 1 Register**

#### **Table 7-27. I2C Control 1 (Address 0x08)**



#### **7.6.10 I2C Control 2 Register**

#### **Table 7-28. I2C Control 2 (Address 0x09)**





## **Table 7-28. I2C Control 2 (Address 0x09) (continued)**





#### **7.6.11 SCL High Time Register**

The SCL High Time register field configures the high pulse width of the I2C SCL output when the Serializer is the Controller on the local I2C bus. Units are 40 ns for the nominal oscillator clock frequency. The default value is set to approximately 100 kHz with the internal oscillator clock running at nominal 25 MHz. Delay includes 4 additional oscillator clock periods. The internal oscillator has ±10% variation when REFCLK is not applied, which must be taken into account when setting the SCL High and Low Time registers.





#### **7.6.12 SCL Low Time Register**

The SCL Low Time register field configures the low pulse width of the SCL output when the serializer is the controller on the local I2C bus. This value is also used as the SDA setup time by the I2C Target for providing data prior to releasing SCL during accesses over the Bidirectional control channel. Units are 40 ns for the nominal oscillator clock frequency. The default value is set to approximately 100 kHz with the internal oscillator clock running at nominal 25 MHz. Delay includes 4 additional oscillator clock periods. The internal oscillator has ±10% variation when REFCLK is not applied, which must be taken into account when setting the SCL High and Low Time registers.

#### **Table 7-30. SCL Low Time (Address 0x0B)**



## **7.6.13 RX\_PORT\_CTL Register**

Receiver port control register assigns rules for lock and pass in the general status register and allows for enabling and disabling each Rx port.

#### **Table 7-31. RX\_PORT\_CTL (Address 0x0C)**





# **7.6.14 IO\_CTL Register**

#### **BIT** FIELD TYPE DEFAULT DESCRIPTION 7 | SEL3P3V | R/W | 0x0 3.3V I/O Select on I2C\_SCL, I2C\_SDA and INTB pins. 0: 1.8V I/O Supply 1: 3.3V I/O Supply If IO\_SUPPLY\_MODE\_OV is 0, a read of this register will return the detected I/O voltage level. 6 IO\_SUPPLY  $\begin{array}{ccc} \text{LO\_SUFFL1} \\ \text{MODE\_OV} \end{array}$  R/W  $\begin{array}{ccc} \text{QXO} \end{array}$ Override I/O Supply Mode bit 0: Detected I/O voltage level will be used for both SEL3P3V and IO\_SUPPLY\_MODE controls. 1: Register values written to the SEL3P3V and IO\_SUPPLY\_MODE fields will be used.  $5.4$  | IO\_SUPPLY\_MODE | R/W | 0x0 I/O Supply Mode 00: 1.8V 01: Reserved 10: Reserved 11: 3.3V If IO\_SUPPLY\_MODE\_OV is 0, a read of this register will return the detected I/O voltage level. 3:0 RESERVED R/W 0x9 Reserved

# **Table 7-32. IO\_CTL (Address 0x0D)**

## **7.6.15 GPIO\_PIN\_STS Register**

This register reads the current values on each of the 7 GPIO pins.

## **Table 7-33. GPIO\_PIN\_STS (Address 0x0E)**





# **7.6.16 GPIO\_INPUT\_CTL Register**



# **Table 7-34. GPIO\_INPUT\_CTL (Address 0x0F)**

# **7.6.17 GPIO0\_PIN\_CTL Register**

#### **Table 7-35. GPIO0\_PIN\_CTL (Address 0x10)**





## **7.6.18 GPIO1\_PIN\_CTL Register**

#### **Table 7-36. GPIO1\_PIN\_CTL (Address 0x11)**



## **7.6.19 GPIO2\_PIN\_CTL Register**

#### **Table 7-37. GPIO2\_PIN\_CTL (Address 0x12)**



#### **7.6.20 GPIO3\_PIN\_CTL Register**

#### **Table 7-38. GPIO3\_PIN\_CTL (Address 0x13)**





## **7.6.21 GPIO4\_PIN\_CTL Register**





## **7.6.22 GPIO5\_PIN\_CTL Register**

#### **Table 7-40. GPIO5\_PIN\_CTL (Address 0x15)**



#### **7.6.23 GPIO6\_PIN\_CTL Register**

#### **Table 7-41. GPIO6\_PIN\_CTL (Address 0x16)**



#### **7.6.24 RESERVED Register**

#### **Table 7-42. RESERVED (Address 0x17)**





## **7.6.25 FS\_CTL Register**

## **Table 7-43. FS\_CTL (Address 0x18)**



# **7.6.26 FS\_HIGH\_TIME\_1 Register**

## **Table 7-44. FS\_HIGH\_TIME\_1 (Address 0x19)**





## **7.6.27 FS\_HIGH\_TIME\_0 Register**

#### **Table 7-45. FS\_HIGH\_TIME\_0 (Address 0x1A)**



#### **7.6.28 FS\_LOW\_TIME\_1 Register**

#### **Table 7-46. FS\_LOW\_TIME\_1 (Address 0x1B)**



## **7.6.29 FS\_LOW\_TIME\_0 Register**

#### **Table 7-47. FS\_LOW\_TIME\_0 (Address 0x1C)**



#### **7.6.30 MAX\_FRM\_HI Register**

#### **Table 7-48. MAX\_FRM\_HI (Address 0x1D)**



#### **7.6.31 MAX\_FRM\_LO Register**

#### **Table 7-49. MAX\_FRM\_LO (Address 0x1E)**



#### **7.6.32 CSI\_PLL\_CTL Register**

#### **Table 7-50. CSI\_PLL\_CTL (Address 0x1F)**









# **7.6.33 FWD\_CTL1 Register**

Forwarding control enables or disables video stream from each Rx Port.



## **7.6.34 FWD\_CTL2 Register**

## **Table 7-52. FWD\_CTL2 (Address 0x21)**





## **Table 7-52. FWD\_CTL2 (Address 0x21) (continued)**





# **7.6.35 FWD\_STS Register**

# **Table 7-53. FWD\_STS (Address 0x22)**



# **7.6.36 INTERRUPT\_CTL Register**

## **Table 7-54. INTERRUPT\_CTL (Address 0x23)**





# **7.6.37 INTERRUPT\_STS Register**





# **7.6.38 TS\_CONFIG Register**

# **Table 7-56. TS\_CONFIG (Address 0x25)**





## **7.6.39 TS\_CONTROL Register**

#### **Table 7-57. TS\_CONTROL (Address 0x26)**



#### **7.6.40 TS\_LINE\_HI Register**

#### **Table 7-58. TS\_LINE\_HI (Address 0x27)**



#### **7.6.41 TS\_LINE\_LO Register**

#### **Table 7-59. TS\_LINE\_LO (Address 0x28)**



#### **7.6.42 TS\_STATUS Register**

#### **Table 7-60. TS\_STATUS (Address 0x29)**





#### **7.6.43 TIMESTAMP\_P0\_HI Register**

#### **Table 7-61. TIMESTAMP\_P0\_HI (Address 0x2A)**



#### **7.6.44 TIMESTAMP\_P0\_LO Register**

#### **Table 7-62. TIMESTAMP\_P0\_LO (Address 0x2B)**



#### **7.6.45 TIMESTAMP\_P1\_HI Register**

#### **Table 7-63. TIMESTAMP\_P1\_HI (Address 0x2C)**



#### **7.6.46 TIMESTAMP\_P1\_LO Register**

#### **Table 7-64. TIMESTAMP\_P1\_LO (Address 0x2D)**



#### **7.6.47 RESERVED Register**

#### **Table 7-65. RESERVED (Address 0x2E – 0x32)**





## **7.6.48 CSI\_CTL Register**

## **Table 7-66. CSI\_CTL (Address 0x33)**



# **7.6.49 CSI\_CTL2 Register**

## **Table 7-67. CSI\_CTL2 (Address 0x34)**





# **7.6.50 CSI\_STS Register**

#### **Table 7-68. CSI\_STS (Address 0x35)**



# **7.6.51 CSI\_TX\_ICR Register**

# **Table 7-69. CSI\_TX\_ICR (Address 0x36)**





## **7.6.52 CSI\_TX\_ISR Register**

#### **Table 7-70. CSI\_TX\_ISR (Address 0x37)**



#### **7.6.53 CSI\_TEST\_CTL Register**

#### **Table 7-71. CSI\_TEST\_CTL (Address 0x38)**



#### **7.6.54 CSI\_TEST\_PATT\_HI Register**

#### **Table 7-72. CSI\_TEST\_PATT\_HI (Address 0x39)**



## **7.6.55 CSI\_TEST\_PATT\_LO Register**

#### **Table 7-73. CSI\_TEST\_PATT\_LO (Address 0x3A)**



## **7.6.56 RESERVED Register**

#### **Table 7-74. RESERVED (Address 0x3B)**



#### **7.6.57 RESERVED Register**







#### **7.6.58 RESERVED Register**

# **Table 7-76. RESERVED (Address 0x3D)**



#### **7.6.59 RESERVED Register**





#### **7.6.60 RESERVED Register**

#### **Table 7-78. RESERVED (Address 0x3F)**



#### **7.6.61 RESERVED Register**

#### **Table 7-79. RESERVED (Address 0x40)**





#### **7.6.62 SFILTER\_CFG Register**

The SFilter configuration register controls the minimum and maximum values allow for the clock to data sample timing. It is recommended to program this register to 0xA9 during initialization for optimal startup time and ensure consistent AEQ performance across different channel characteristics.



# **Table 7-80. SFILTER\_CFG (Address 0x41)**

#### **7.6.63 AEQ\_CTL1 Register**



#### **Table 7-81. AEQ\_CTL1 (Address 0x42)**



## **7.6.64 AEQ\_ERR\_THOLD Register**



#### **Table 7-82. AEQ\_ERR\_THOLD (Address 0x43)**

#### **7.6.65 RESERVED Register**

#### **Table 7-83. RESERVED (Address 0x44 – 0x49)**



#### **7.6.66 FPD3\_CAP Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

It is recommended to set bit four in the FPD-Link III capabilities register to one, to flag errors detected from the enhanced CRC on FPD-Link III encoded link control information. The FPD-Link III Encoder CRC must also be enabled by setting the FPD3\_ENC\_CRC\_DIS (register 0xBA[7]) to 0.



#### **Table 7-84. FPD3\_CAP (Address 0x4A)**

## **7.6.67 RAW\_EMBED\_DTYPE Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

When the receiver is programmed for Raw mode data, this register field allows setting the Data Type field for the first N lines to indicated embedded non-image data. RAW\_EMBED\_DTYPE has no effect on CSI-2 receiver modes.



## **Table 7-85. RAW\_EMBED\_DTYPE (Address 0x4B)**



#### **7.6.68 FPD3\_PORT\_SEL Register**

The FPD-Link III Port Select register configures which port is accessed in I2C commands to unique Rx Port registers 0x4A, 0x4B, 0x4D - 0x7F and 0xD0 - 0xDF. A 2-bit RX\_READ\_PORT field provides for reading values from a single port. The 4-bit RX\_WRITE\_PORT field provides individual enables for each port, allowing simultaneous writes broadcast to both of the FPD-Link III Receive port register blocks in unison. The DS90UB954-Q1 maintains separate page control, preventing conflict between sources.

**Table 7-86. FPD3\_PORT\_SEL (Address 0x4C)**





## **7.6.69 RX\_PORT\_STS1 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-87. RX\_PORT\_STS1 (Address 0x4D)**



## **7.6.70 RX\_PORT\_STS2 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **7.6.71 RX\_FREQ\_HIGH Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





#### **7.6.72 RX\_FREQ\_LOW Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **DS90UB954-Q1** [SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023

**Table 7-90. RX\_FREQ\_LOW (Address 0x50)**





# **7.6.73 SENSOR\_STS\_0 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

Sensor Status Register 0 field provides additional status information when paired with a DS90UB935-Q1 or DS90UB953-Q1 Serializer. This field is automatically loaded from the forward channel.



## **Table 7-91. SENSOR\_STS\_0 (Address 0x51)**

#### **7.6.74 SENSOR\_STS\_1 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

Sensor Status Register 1 field provides additional status information when paired with a DS90UB935-Q1 or DS90UB953-Q1 Serializer. This field is automatically loaded from the forward channel.





#### **7.6.75 SENSOR\_STS\_2 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

Sensor Status Register 2 field provides additional status information when paired with a DS90UB935-Q1 or DS90UB953-Q1 Serializer. This field is automatically loaded from the forward channel.

#### **Table 7-93. SENSOR\_STS\_2 (Address 0x53)**





## **7.6.76 SENSOR\_STS\_3 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

Sensor Status Register 3 field provides additional status information on the CSI-2 input when paired with a DS90UB935-Q1 or DS90UB953-Q1 Serializer. This field is automatically loaded from the forward channel.



# **Table 7-94. SENSOR\_STS\_3 (Address 0x54)**

#### **7.6.77 RX\_PAR\_ERR\_HI Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



# **Table 7-95. RX\_PAR\_ERR\_HI (Address 0x55)**

#### **7.6.78 RX\_PAR\_ERR\_LO Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-96. RX\_PAR\_ERR\_LO (Address 0x56)**

#### **7.6.79 BIST\_ERR\_COUNT Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

#### **Table 7-97. BIST\_ERR\_COUNT (Address 0x57)**





## **7.6.80 BCC\_CONFIG Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **7.6.81 DATAPATH\_CTL1 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-99. DATAPATH\_CTL1 (Address 0x59)**



## **7.6.82 DATAPATH\_CTL2 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





#### **7.6.83 SER\_ID Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **Table 7-101. SER\_ID (Address 0x5B)**

#### **7.6.84 SER\_ALIAS\_ID Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



# **Table 7-102. SER\_ALIAS\_ID (Address 0x5C)**

#### **7.6.85 TargetID[0] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

<b>BIT</b>	<b>FIELD</b>	<b>TYPE</b>	<b>DEFAULT</b>	<b>DESCRIPTION</b>
7:1	TARGET ID0	R/W	0x0	7-bit Remote Target Device ID 0 Configures the physical I2C address of the remote I2C Target device attached to the remote Serializer. If an I2C transaction is addressed to the Target Alias ID0, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
	<b>RESERVED</b>	R	0x0	Reserved.

**Table 7-103. TargetID[0] (Address 0x5D)**

#### **7.6.86 TargetID[1] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SNLS570C&partnum=DS90UB954-Q1)* 101



#### **7.6.87 TargetID[2] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-105. TargetID[2] (Address 0x5F)**

## **7.6.88 TargetID[3] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-106. TargetID[3] (Address 0x60)**

#### **7.6.89 TargetID[4] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-107. TargetID[4] (Address 0x61)**

#### **7.6.90 TargetID[5] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **DS90UB954-Q1** [SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023

**Table 7-108. TargetID[5] (Address 0x62)**





## **7.6.91 TargetID[6] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



# **Table 7-109. TargetID[6] (Address 0x63)**

## **7.6.92 TargetID[7] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-110. TargetID[7] (Address 0x64)**

#### **7.6.93 TargetAlias[0] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-111. TargetAlias[0] (Address 0x65)**

#### **7.6.94 TargetAlias[1] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-112. TargetAlias[1] (Address 0x66)**



#### **DS90UB954-Q1** [SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023

**Table 7-112. TargetAlias[1] (Address 0x66) (continued)**





#### **7.6.95 TargetAlias[2] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





#### **7.6.96 TargetAlias[3] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **Table 7-114. TargetAlias[3] (Address 0x68)**

#### **7.6.97 TargetAlias[4] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **Table 7-115. TargetAlias[4] (Address 0x69)**



#### **7.6.98 TargetAlias[5] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **Table 7-116. TargetAlias[5] (Address 0x6A)**

#### **7.6.99 TargetAlias[6] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **Table 7-117. TargetAlias[6] (Address 0x6B)**

## **7.6.100 TargetAlias[7] Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



#### **Table 7-118. TargetAlias[7] (Address 0x6C)**



# **7.6.101 PORT\_CONFIG Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-119. PORT\_CONFIG (Address 0x6D)**

## **7.6.102 BC\_GPIO\_CTL0 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.






## **7.6.103 BC\_GPIO\_CTL1 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-121. BC\_GPIO\_CTL1 (Address 0x6F)**

#### **7.6.104 RAW10\_ID Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

RAW10 virtual channel mapping only applies when FPD-Link III operating in RAW10 input mode. See register 0x71 for RAW12 and register 0x72 for CSI-2 mode operation.





## **7.6.105 RAW12\_ID Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

RAW12 virtual channel mapping only applies when FPD-Link III operating in RAW12 input mode. See register 0x70 for RAW10 and register 0x72 for CSI-2 mode operation.



## **Table 7-123. RAW12\_ID (Address 0x71)**

**DS90UB954-Q1**



## **Table 7-123. RAW12\_ID (Address 0x71) (continued)**





## **7.6.106 CSI\_VC\_MAP Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

CSI virtual channel mapping only applies when FPD-Link III operating in CSI-2 input mode. See registers 0x70 and 0x71 for RAW mode operation.



## **Table 7-124. CSI\_VC\_MAP (Address 0x72)**

## **7.6.107 LINE\_COUNT\_HI Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-125. LINE\_COUNT\_HI (Address 0x73)**

### **7.6.108 LINE\_COUNT\_LO Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



# **Table 7-126. LINE\_COUNT\_LO (Address 0x74)**

### **7.6.109 LINE\_LEN\_1 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-127. LINE\_LEN\_1 (Address 0x75)**



## **7.6.110 LINE\_LEN\_0 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



# **Table 7-128. LINE\_LEN\_0 (Address 0x76)**

## **7.6.111 FREQ\_DET\_CTL Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-129. FREQ\_DET\_CTL (Address 0x77)**



## **7.6.112 MAILBOX\_1 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-130. MAILBOX\_1 (Address 0x78)**

## **7.6.113 MAILBOX\_2 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





## **7.6.114 CSI\_RX\_STS Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-132. CSI\_RX\_STS (Address 0x7A)**



## **7.6.115 CSI\_ERR\_COUNTER Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



# **Table 7-133. CSI\_ERR\_COUNTER (Address 0x7B)**

## **7.6.116 PORT\_CONFIG2 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-134. PORT\_CONFIG2 (Address 0x7C)**



## **7.6.117 PORT\_PASS\_CTL Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-135. PORT\_PASS\_CTL (Address 0x7D)**

## **7.6.118 SEN\_INT\_RISE\_CTL Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





## **Table 7-136. SEN\_INT\_RISE\_CTL (Address 0x7E)**





## **7.6.119 SEN\_INT\_FALL\_CTL Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





#### **7.6.120 RESERVED Register**

### **Table 7-138. RESERVED (Address 0xA0 – 0xA4)**



## **7.6.121 REFCLK\_FREQ Register**

#### **Table 7-139. REFCLK\_FREQ (Address 0xA5)**



#### **7.6.122 RESERVED Register**

## **Table 7-140. RESERVED (Address 0xA7 – 0xAF)**





## **7.6.123 IND\_ACC\_CTL Register**

## **Table 7-141. IND\_ACC\_CTL (Address 0xB0)**



## **7.6.124 IND\_ACC\_ADDR Register**

#### **Table 7-142. IND\_ACC\_ADDR (Address 0xB1)**



### **7.6.125 IND\_ACC\_DATA Register**

## **Table 7-143. IND\_ACC\_DATA (Address 0xB2)**





## **7.6.126 BIST Control Register**



## **Table 7-144. BIST Control (Address 0xB3)**

#### **7.6.127 RESERVED Register**

## **Table 7-145. RESERVED (Address 0xB4)**



#### **7.6.128 RESERVED Register**

#### **Table 7-146. RESERVED (Address 0xB5)**



### **7.6.129 RESERVED Register**

## **Table 7-147. RESERVED (Address 0xB6)**



## **7.6.130 RESERVED Register**

## **Table 7-148. RESERVED (Address 0xB7)**





## **7.6.131 MODE\_IDX\_STS Register**

## **Table 7-149. MODE\_IDX\_STS (Address 0xB8)**



## **7.6.132 LINK\_ERROR\_COUNT Register**

## **Table 7-150. LINK\_ERROR\_COUNT (Address 0xB9)**



## **7.6.133 FPD3\_ENC\_CTL Register**

It is recommended to enable CRC error checking on the FPD3 Encoder sequence to prevent any updates of link information values from encoded packets that do not pass CRC check. The FPD3 Encoder CRC is enabled by setting the FPD3\_ENC\_CRC\_DIS register 0xBA[7] to 0. In addition, the FPD3\_ENC\_CRC\_CAP flag should be set in register 0x4A[4].

## **Table 7-151. FPD3\_ENC\_CTL (Address 0xBA)**



### **7.6.134 RESERVED Register**

## **Table 7-152. RESERVED (Address 0xBB)**





## **7.6.135 FV\_MIN\_TIME Register**



## **Table 7-153. FV\_MIN\_TIME (Address 0xBC)**

#### **7.6.136 RESERVED Register**

#### **Table 7-154. RESERVED (Address 0xBD)**



## **7.6.137 GPIO\_PD\_CTL Register**

### **Table 7-155. GPIO\_PD\_CTL (Address 0xBE)**



### **7.6.138 RESERVED Register**

## **Table 7-156. RESERVED (Address 0xBF)**



## **7.6.139 PORT\_DEBUG Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

## **Table 7-157. PORT\_DEBUG (Address 0xD0)**





## **7.6.140 RESERVED Register**

## **Table 7-158. RESERVED Register (Address 0xD1)**



## **7.6.141 AEQ\_CTL2 Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-159. AEQ\_CTL2 (Address 0xD2)**

## **7.6.142 AEQ\_STATUS Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





### **7.6.143 ADAPTIVE EQ BYPASS Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-161. ADAPTIVE EQ BYPASS (Address 0xD4)**



**Table 7-161. ADAPTIVE EQ BYPASS (Address 0xD4) (continued)**





## **7.6.144 AEQ\_MIN\_MAX Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-162. AEQ\_MIN\_MAX (Address 0xD5)**

### **7.6.145 RESERVED Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





## **7.6.146 RESERVED Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.





## **7.6.147 PORT\_ICR\_HI Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

### **Table 7-165. PORT\_ICR\_HI (Address 0xD8)**





## **7.6.148 PORT\_ICR\_LO Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-166. PORT\_ICR\_LO (Address 0xD9)**



## **7.6.149 PORT\_ISR\_HI Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-167. PORT\_ISR\_HI (Address 0xDA)**



## **7.6.150 PORT\_ISR\_LO Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-168. PORT\_ISR\_LO (Address 0xDB)**



## **7.6.151 FC\_GPIO\_STS Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-169. FC\_GPIO\_STS (Address 0xDC)**

## **7.6.152 FC\_GPIO\_ICR Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-170. FC\_GPIO\_ICR (Address 0xDD)**





## **Table 7-170. FC\_GPIO\_ICR (Address 0xDD) (continued)**

## **7.6.153 SEN\_INT\_RISE\_STS Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.



## **Table 7-171. SEN\_INT\_RISE\_STS (Address 0xDE)**

## **7.6.154 SEN\_INT\_FALL\_STS Register**

RX port specific register. The FPD-Link III Port Select register 0x4C configures which unique RX port registers can be accessed by I2C read and write commands.

## **Table 7-172. SEN\_INT\_FALL\_STS (Address 0xDF)**



## **7.6.155 FPD3\_RX\_ID0 Register**

### **Table 7-173. FPD3\_RX\_ID0 (Address 0xF0)**



### **7.6.156 FPD3\_RX\_ID1 Register**

### **Table 7-174. FPD3\_RX\_ID1 (Address 0xF1)**



### **7.6.157 FPD3\_RX\_ID2 Register**

## **Table 7-175. FPD3\_RX\_ID2 (Address 0xF2)**



## **7.6.158 FPD3\_RX\_ID3 Register**

### **Table 7-176. FPD3\_RX\_ID3 (Address 0xF3)**





## **7.6.159 FPD3\_RX\_ID4 Register**

## **Table 7-177. FPD3\_RX\_ID4 (Address 0xF4)**



#### **7.6.160 FPD3\_RX\_ID5 Register**

#### **Table 7-178. FPD3\_RX\_ID5 (Address 0xF5)**



### **7.6.161 I2C\_RX0\_ID Register**

As an alternative to paging to access FPD-Link III receive port0 registers, a separate I2C address may be enabled to allow direct access to the port 0 specific registers. The I2C RX 0 ID register provides a simpler method of accessing device registers specifically for port 0 without having to use the paging function to select the register page. Using this address also allows access to all shared registers.



# **Table 7-179. I2C\_RX0\_ID (Address 0xF8)**

#### **7.6.162 I2C\_RX1\_ID Register**

As an alternative to paging to access FPD-Link III receive port 1 registers, a separate I2C address may be enabled to allow direct access to the port 1 specific registers. The I2C\_RX\_1\_ID register provides a simpler method of accessing device registers specifically for port 1 without having to use the paging function to select the register page. Using this address also allows access to all shared registers.

### **Table 7-180. I2C\_RX1\_ID (Address 0xF9)**



#### **7.6.163 RESERVED Register**



#### **7.6.164 RESERVED Register**

#### **Table 7-182. RESERVED (Address 0xFB)**





#### **7.6.165 Indirect Access Registers**

Several functional blocks include register sets contained in the Indirect Access map (Table 7-183); that is, Pattern Generator, CSI-2 timing, and Analog controls. Register access is provided via an indirect access mechanism through the Indirect Access registers (IND ACC CTL, IND ACC ADDR, and IND ACC DATA). These registers are located at offsets 0xB0-0xB2 in the main register space.

The indirect address mechanism involves setting the control register to select the desired block, setting the register offset address, and reading or writing the data register. In addition, an auto-increment function is provided in the control register to automatically increment the offset address following each read or write of the data register.

For writes, the process is as follows:

- 1. Write to the IND\_ACC\_CTL register to select the desired register block
- 2. Write to the IND\_ACC\_ADDR register to set the register offset
- 3. Write the data value to the IND\_ACC\_DATA register

If auto-increment is set in the IND\_ACC\_CTL register, repeating step 3 will write additional data bytes to subsequent register offset locations

For reads, the process is as follows:

- 1. Write to the IND ACC CTL register to select the desired register block
- 2. Write to the IND\_ACC\_ADDR register to set the register offset
- 3. Read from the IND\_ACC\_DATA register

If auto-increment is set in the IND ACC CTL register, repeating step 3 will read additional data bytes from subsequent register offset locations.

#### **7.6.166**



## **Table 7-183. Indirect Register Map Description**

#### **7.6.167 Reserved Register**

#### **Table 7-184. Reserved (Indirect Address Page 0x00; Register 0x00)**





## **7.6.168 PGEN\_CTL Register**

## **Table 7-185. PGEN\_CTL (Indirect Address Page 0x00; Register 0x01)**



## **7.6.169 PGEN\_CFG Register**

### **Table 7-186. PGEN\_CFG (Indirect Address Page 0x00; Register 0x02)**



## **7.6.170 PGEN\_CSI\_DI Register**

#### **Table 7-187. PGEN\_CSI\_DI (Indirect Address Page 0x00; Register 0x03)**



## **7.6.171 PGEN\_LINE\_SIZE1 Register**

## **Table 7-188. PGEN\_LINE\_SIZE1 (Indirect Address Page 0x00; Register 0x04)**



## **7.6.172 PGEN\_LINE\_SIZE0 Register**

### **Table 7-189. PGEN\_LINE\_SIZE0 (Indirect Address Page 0x00; Register 0x05)**





## **7.6.173 PGEN\_BAR\_SIZE1 Register**

#### **Table 7-190. PGEN\_BAR\_SIZE1 (Indirect Address Page 0x00; Register 0x06)**



### **7.6.174 PGEN\_BAR\_SIZE0 Register**

#### **Table 7-191. PGEN\_BAR\_SIZE0 (Indirect Address Page 0x00; Register 0x07)**



## **7.6.175 PGEN\_ACT\_LPF1 Register**

## **Table 7-192. PGEN\_ACT\_LPF1 (Indirect Address Page 0x00; Register 0x08)**



## **7.6.176 PGEN\_ACT\_LPF0 Register**

#### **Table 7-193. PGEN\_ACT\_LPF0 (Indirect Address Page 0x00; Register 0x09)**



### **7.6.177 PGEN\_TOT\_LPF1 Register**

## **Table 7-194. PGEN\_TOT\_LPF1 (Indirect Address Page 0x00; Register 0x0A)**



#### **7.6.178 PGEN\_TOT\_LPF0 Register**

## **Table 7-195. PGEN\_TOT\_LPF0 (Indirect Address Page 0x00; Register 0x0B)**





## **7.6.179 PGEN\_LINE\_PD1 Register**

## **Table 7-196. PGEN\_LINE\_PD1 (Indirect Address Page 0x00; Register 0x0C)**



### **7.6.180 PGEN\_LINE\_PD0 Register**

#### **Table 7-197. PGEN\_LINE\_PD0 (Indirect Address Page 0x00; Register 0x0D)**



### **7.6.181 PGEN\_VBP Register**

#### **Table 7-198. PGEN\_VBP (Indirect Address Page 0x00; Register 0x0E)**



## **7.6.182 PGEN\_VFP Register**

#### **Table 7-199. PGEN\_VFP (Indirect Address Page 0x00; Register 0x0F)**



## **7.6.183 PGEN\_COLOR0 Register**

## **Table 7-200. PGEN\_COLOR0 (Indirect Address Page 0x00; Register 0x10)**



## **7.6.184 PGEN\_COLOR1 Register**

## **Table 7-201. PGEN\_COLOR1 (Indirect Address Page 0x00; Register 0x11)**





## **7.6.185 PGEN\_COLOR2 Register**

### **Table 7-202. PGEN\_COLOR2 (Indirect Address Page 0x00; Register 0x12)**



## **7.6.186 PGEN\_COLOR3 Register**

#### **Table 7-203. PGEN\_COLOR3 (Indirect Address Page 0x00; Register 0x13)**



## **7.6.187 PGEN\_COLOR4 Register**

## **Table 7-204. PGEN\_COLOR4 (Indirect Address Page 0x00; Register 0x14)**



## **7.6.188 PGEN\_COLOR5 Register**

## **Table 7-205. PGEN\_COLOR5 (Indirect Address Page 0x00; Register 0x15)**



### **7.6.189 PGEN\_COLOR6 Register**

#### **Table 7-206. PGEN\_COLOR6 (Indirect Address Page 0x00; Register 0x16)**



## **7.6.190 PGEN\_COLOR7 Register**

### **Table 7-207. PGEN\_COLOR7 (Indirect Address Page 0x00; Register 0x17)**





## **7.6.191 PGEN\_COLOR8 Register**

## **Table 7-208. PGEN\_COLOR8 (Indirect Address Page 0x00; Register 0x18)**



### **7.6.192 PGEN\_COLOR9 Register**

#### **Table 7-209. PGEN\_COLOR9 (Indirect Address Page 0x00; Register 0x19)**



## **7.6.193 PGEN\_COLOR10 Register**

### **Table 7-210. PGEN\_COLOR10 (Indirect Address Page 0x00; Register 0x1A)**



#### **7.6.194 PGEN\_COLOR11 Register**

### **Table 7-211. PGEN\_COLOR11 (Indirect Address Page 0x00; Register 0x1B)**



### **7.6.195 PGEN\_COLOR12 Register**

#### **Table 7-212. PGEN\_COLOR12 (Indirect Address Page 0x00; Register 0x1C)**



#### **7.6.196 PGEN\_COLOR13 Register**

## **Table 7-213. PGEN\_COLOR13 (Indirect Address Page 0x00; Register 0x1D)**



## **7.6.197 PGEN\_COLOR14 Register**

#### **Table 7-214. PGEN\_COLOR14 (Indirect Address Page 0x00; Register 0x1E)**





#### **7.6.198 RESERVED Register**

## **Table 7-215. RESERVED (Indirect Address Page 0x00; Register 0x1F)**



## **7.6.199 CSI0\_TCK\_PREP Register**

#### **Table 7-216. CSI0\_TCK\_PREP (Indirect Address Page 0x00; Register 0x40)**



#### **7.6.200 CSI0\_TCK\_ZERO Register**

#### **Table 7-217. CSI0\_TCK\_ZERO (Indirect Address Page 0x00; Register 0x41)**



### **7.6.201 CSI0\_TCK\_TRAIL Register**

#### **Table 7-218. CSI0\_TCK\_TRAIL (Indirect Address Page 0x00; Register 0x42)**



## **7.6.202 CSI0\_TCK\_POST Register**

## **Table 7-219. CSI0\_TCK\_POST (Indirect Address Page 0x00; Register 0x43)**





## **7.6.203 CSI0\_THS\_PREP Register**

#### **Table 7-220. CSI0\_THS\_PREP (Indirect Address Page 0x00; Register 0x44)**



## **7.6.204 CSI0\_THS\_ZERO Register**

## **Table 7-221. CSI0\_THS\_ZERO (Indirect Address Page 0x00; Register 0x45)**



## **7.6.205 CSI0\_THS\_TRAIL Register**

## **Table 7-222. CSI0\_THS\_TRAIL (Indirect Address Page 0x00; Register 0x46)**



## **7.6.206 CSI0\_THS\_EXIT Register**

## **Table 7-223. CSI0\_THS\_EXIT (Indirect Address Page 0x00; Register 0x47)**



## **7.6.207 CSI0\_TPLX Register**

### **Table 7-224. CSI0\_TPLX (Indirect Address Page 0x00; Register 0x48)**





## **8 Application and Implementation**

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **8.1 Application Information**

### **8.1.1 System**

The DS90UB954-Q1 is a highly integrated sensor hub chip which includes two FPD-Link III inputs targeted at ADAS applications, such as front-, rear-, and surround-view cameras, camera monitoring systems, and sensor fusion.

### **8.1.2 Power Over Coax**

The DS90UB54-Q1 is designed to support the Power-over-Coax (PoC) method of powering remote sensor systems. With this method, the power is delivered over the same medium (a coaxial cable) used for highspeed digital video data and bidirectional control and diagnostics data transmission. The method uses passive networks or filters that isolate the transmission line from the loading of the DC/DC regulator circuits and their connecting power traces on both sides of the link as shown in Figure 8-1.



**Figure 8-1. Power Over Coax (PoC) System Diagram**

The PoC networks' impedance of  $\geq 1$  kΩ over a specific frequency band is recommended to isolate the transmission line from the loading of the regulator circuits. Higher PoC network impedance will contribute to favorable insertion loss and return loss characteristics in the high-speed channel. The lower limit of the frequency band is defined as  $\frac{1}{2}$  of the frequency of the bidirectional control channel, f<sub>BCC</sub>. The upper limit of the frequency band is the frequency of the forward high-speed channel,  $f_{FC}$ . However, the main criteria that need to be met in the total high-speed channel, which consists of a serializer PCB, a deserializer PCB, and a cable, are the insertion loss and return loss limits defined in the Total Channel Requirements, while the system is under maximum current load and extreme temperature conditions<sup>(1)</sup> (2).

- 1. Contact TI for more information on the required Channel Specifications defined for each individual FPD-Link device.
- 2. The PoC network and any components along the high-speed trace on the PCB will contribute to the PCB loss budget. TI has recommendations for the loss budget allocation for each individual PCB and cable component in the overall high-speed channel, but the loss limits defined for the total channel in the Channel Specifications must be met.



Figure 8-2 shows a PoC network recommended for a *4G* FPD-Link III consisting of DS90UB953-Q1 and DS90UB954-Q1 pair with the bidirectional channel operating at 50 Mbps ( $\frac{1}{2}$  f<sub>BCC</sub> = 25 MHz) and the forward channel operating at 4.16 Gbps ( $f_{FC} \approx 2.1$  GHz).



**Figure 8-2. Typical PoC Network for a** *4G* **FPD-Link III**

Table 8-1 lists essential components for this particular PoC network.





[Figure 8-3](#page-141-0) shows a PoC network recommended for a *2G* FPD-Link III consisting of a DS90UB933-Q1 or DS90UB913A-Q1 serializer and DS90UB954-Q1 with the bidirectional channel operating at the data rate of 5 Mbps ( $\frac{1}{2}$  f<sub>BCC</sub> = 2.5 MHz) and the forward channel operating at the data rate as high as 1.87 Gbps (f<sub>FC</sub>  $\approx$  1 GHz).



<span id="page-141-0"></span>



Table 8-2 lists essential components for this particular PoC network.



#### **Table 8-2. Suggested Components for a** *2G* **FPD-Link III PoC Network**



Application report *[Sending Power over Coax in DS90UB913A Designs](https://www.ti.com/lit/pdf/SNLA224)* (SNLA224) discusses defining PoC networks in more detail.

In addition to the PoC network components selection, their placement and layout play a critical role as well.

- Place the smallest component, typically a ferrite bead or a chip inductor, as close to the connector as possible. Route the high-speed trace through one of its pads to avoid stubs.
- Use the smallest component pads as allowed by manufacturer's design rules. Add anti-pads in the inner planes below the component pads to minimize impedance drop.
- Consult with connector manufacturer for optimized connector footprint. If the connector is mounted on the same side as the IC, minimize the impactof the through-hole connector stubs by routing the high-speed signal traces on the opposite side of the connector mounting side.
- Use coupled 100-Ω differential signal traces from the device pins to the AC-coupling caps. Use 50-Ω singleended traces from the AC-coupling capacitors to the connector.
- Terminate the inverting signal traces close to the connectors with standard 49.9- $Ω$  resistors.

The suggested characteristics for single-ended PCB traces (microstrips or striplines) for serializer or deserializer boards are detailed in Table 8-3. The effects of the PoC networks must be accounted for when testing the traces for compliance to the suggested limits.



## **Table 8-3. Suggested Characteristics for Single-Ended PCB Traces With Attached PoC Networks**

The V<sub>POC</sub> noise must be kept to 10 mVp-p or lower on the source / deserializer side of the system. The V<sub>POC</sub> fluctuations on the serializer side, caused by the transient current draw of the sensor and the DC resistance of cables and PoC components, must be kept at minimum as well. Increasing the  $V_{POC}$  voltage and adding extra decoupling capacitance (> 10  $\mu$ F) help reduce the amplitude and slew rate of the V<sub>POC</sub> fluctuations.



## **8.2 Typical Application**





#### **Note**

- The decoupling capacitors for VDD11 are different between the two typical application diagrams because VDD\_SEL is pulled to different levels. See the *[Pin Functions](#page-4-0)* table for more information. - FB2, F3 may be required depending on system power supply noise levels

- FB1-FB4: DCR  $\leq$  25mΩ; Z = 120Ω@100MHz
- C1, C2, C3, C4 (see *[Design Parameters Values Table](#page-145-0)*)
- R1, R2 (see *[IDX Resistor Values Table](#page-54-0)*)
- R3, R4 (see *[MODE Resistor Values Table](#page-27-0)*)
- RTERM = 50Ω
<span id="page-144-0"></span>





**Note**

- The decoupling capacitors for VDD11 are different between the two typical application diagrams because VDD\_SEL is pulled to different levels. See the *[Pin Functions](#page-4-0)* table for more information.

- $-FB1-FB7: DCR ≤ 25mΩ; Z = 120Ω@100MHz$
- C1, C2, C3, C4 (see *[Design Parameters Values Table](#page-145-0)*)
- R1, R2 (see *[IDX Resistor Values Table](#page-54-0)*)
- R3, R4 (see *[MODE Resistor Values Table](#page-27-0)*)
- RTERM = 50Ω

## <span id="page-145-0"></span>**8.2.1 Design Requirements**

For the typical design application, use the parameters listed in Table 8-4.



**Table 8-4. Design Parameters**

The SER/DES supports only AC-coupled interconnects through an integrated DC-balanced decoding scheme. External AC-coupling capacitors must be placed in series in the FPD-Link III signal path as shown in Figure 8-6 and Figure 8-7. When connected to the DS90UB935-Q1 or DS90UB953-Q1 serializer operating with 10-Mbps back channel, the higher value AC-coupling capacitors are recommended to reduce low frequency attenuation. For applications using single-ended 50-Ω coaxial cable, terminate the unused data pins (RIN0–, RIN1–) with an AC-coupling capacitor and a 50-Ω resistor.



**Figure 8-6. AC-Coupled Connection (Coaxial)**



**Figure 8-7. AC-Coupled Connection (STP)**

For high-speed FPD–Link III transmissions, use the smallest available package for the AC-coupling capacitor to help minimize degradation of signal quality due to package parasitics.

## **8.2.2 Detailed Design Procedure**

[Figure 8-4](#page-143-0) and [Figure 8-5](#page-144-0) show typical applications of the DS90UB954-Q1 for multi-camera surround view system. From [Figure 8-4](#page-143-0), the FPD-Link III is AC coupled an external 33 to 100-nF or 15 to 47-nF capacitors for coaxial interconnects. For 2G operation or back channel frequency of ≤ 10 Mbps, the higher value AC-coupling capacitors 100 nF /47 nF are recommended. The same AC-coupling capacitor values should be matched on the paired serializer boards. The deserializer has an internal termination. Bypass capacitors are placed near the power supply pins. At a minimum, 0.1-μF or 0.01-μF capacitors should be used for each of the core supply pins for local device bypassing. Additional bulk decoupling capacitors and ferrite beads are placed on the VDD18 supplies for effective noise suppression.



## **8.2.3 Application Curves**



# **8.3 System Examples**

The DS90UB954-Q1 has two input ports that are capable of operating independently. Two sensors can be connected simultaneously, or a single sensor can be connected to either Rx input port 0 (Figure 8-12) or Rx input port 1 [\(Figure 8-14](#page-147-0)). The DS90UB954-Q1 deserializer is capable of receiving serialized sensor data from one or two independent video datastreams and aggregating into a single CSI-Tx output. Alternatively, Rx Data can be replicated onto two 2-Lane CSI-2 outputs for interconnect to two seperate CSI-2 Rx inputs for parallel downstream processing.



**Figure 8-12. Two DS90UB953-Q1 Sensor Data Combined to One CSI-2 Output**



<span id="page-147-0"></span>

**Figure 8-13. DS90UB953-Q1 Sensor Data to 1 Rx Port**



**Figure 8-14. DS90UB953-Q1 Sensor Data Replicated onto 2x 2-Lane CSI-2**



**Figure 8-15. One DS90UB953-Q1 and One DS90UB933-Q1 Sensor Data Combined to One CSI-2 output**



# **9 Power Supply Recommendations**

This device provides separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. provides guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

# **9.1 VDD and VDDIO Power Supply**

Each VDD power supply pin must have a 10-nF (or 100-nF) capacitor to ground connected as close as possible to DS90UB954-Q1 device. When operating VDDIO at 1.8-V nominal supply, the voltage at VDDIO must be within  $\pm 100$  mV of VDD18 to ensure VIH, VIL specifications. TI recommends having additional decoupling capacitors (1 µF or 10 µF) connected to a common GND plane. Note that although average current for VDDIO is less than 10 mA maximum, the peak current into VDDIO may exceed 100 mA on device start-up.

# **9.2 Power-Up Sequencing**

The power-up sequence for the DS90UB954-Q1 is as follows:











### **Table 9-1. Timing Diagram for the Power Supply Start-Up Sequence**



**Note**: VDDIO can come up either before or after VDD18.

## **9.2.1 PDB Pin**

The PDB pin is active HIGH and has internal 50 kΩ pull down resistor. PDB input must remain LOW while the VDD pin power supplies are in transition. Typically PDB will be connected to GPIO from processor also with internal pulldown. Alternatively, when VDD SEL = LOW, an external RC network on the PDB pin may be connected to ensure PDB arrives after all the supply pins have settled to the recommended operating voltage. When PDB pin is pulled up to VDD18, a 10-kΩ pullup and a > 10-μF capacitor to GND are recommended to delay the PDB input signal rise. All inputs must not be driven until both power supplies have reached steady state. When VDD\_SEL = HIGH it is not recommended to connect PDB through RC circuit as this may conflict with the sequencing of the external 1.1-V supply rail.

### **Table 9-2. PDB Pin Pulse Width**



## **9.2.2 System Initialization**

When initializing the communications link between the DS90UB954-Q1 deserializer hub and a DS90UB935-Q1 or a DS90UB953-Q1 serializer, the system timing will depend on the mode selected for generating the serializer reference clock. When synchronous clocking mode is selected, the serializer will re-lock onto the extracted back channel reference clock once available so there is no need for local crystal oscillator at the sensor module [\(Figure 9-3](#page-150-0)). When the DS90UB935-Q1 or DS90UB953-Q1 is operating in non-synchronous mode, or if connecting to DS90UB933-Q1 or DS90UB913A-Q1 serializer the sensor module requires a local reference clock and timing would follow [Figure 9-4](#page-151-0).

<span id="page-150-0"></span>



**Figure 9-3. Power-Up Sequencing Synchronous Back Channel Clocking Mode, VDD\_SEL = LOW**



<span id="page-151-0"></span>

**Figure 9-4. Power-Up Sequencing Non-synchronous Back Channel Clocking Mode, VDD\_SEL = LOW**



# **10 Layout 10.1 PCB Layout Guidelines**

Circuit board layout and stack-up for the FPD-Link III devices must be designed to provide low-noise power feed to the device. Good layout practice also separates high-frequency or high-level inputs and outputs to minimize unwanted noise pickup, feedback, and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power or ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypassing should be low-ESR ceramic capacitors with high-quality dielectric. The voltage rating of the ceramic capacitors must be at least 2× the power supply voltage being used.

TI recommends surface-mount capacitors due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 47-µF to 100-µF range, which smooths low frequency switching noise. TI recommends connecting power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor increases the inductance of the path.

A small body size X7R chip capacitor, such as 0603 or 0402, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20 to 30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs

Use at least a four-layer board with a power and ground plane. Locate CSI-2 signals away from the single-ended or differential FPD RX input traces to prevent coupling from the CSI-2 signals to the RX inputs. The following sections provide important details for routing the FPD-Link III traces, PoC filter, and CSI-2 traces.

## **10.1.1 Ground**

TI recommends that a consistent ground plane reference for the high-speed signals in the PCB design to provide the best image plane for signal traces running parallel to the plane. Connect the thermal pad of the DS90UB954-Q1 to the GND plane with vias.

# **10.1.2 Routing FPD-Link III Signal Traces and PoC Filter**

Routing the FPD-Link III signal traces between the  $R_{IN}$  pins and the connector as well as connecting the PoC filter to these traces are the most critical pieces of a successful DS90UB954-Q1 PCB layout. [Figure 10-1](#page-155-0) shows an example PCB layout of the DS90UB954-Q1 configured for interface to remote sensor modules over coaxial cables. The layout example also uses a footprint of an edge-mount FAKRA connector provided by Rosenberger (P/N: 59S20X-40ML5-Z). For additional PCB layout details of the example, check the DS90UB954-Q1EVM user's guide.

The following list provides essential recommendations for routing the FPD-Link III signal traces between the DS90UB954-Q1EVM receiver input pins  $(R_{\text{IN}})$  and the FAKRA connector, and connecting the PoC filter.

- The routing of the FPD-Link III traces may be all on the top layer (as shown in the example) or partially embedded in middle layers if EMI is a concern
- The AC-coupling capacitors should be on the top layer and very close to the DS90UB954-Q1EVM receiver input pins to minimize the length of coupled differential trace pair between the pins and the capacitors.
- Route the RIN+ trace between the AC-coupling capacitor and the FAKRA connector as a 50-Ω single-ended micro-strip with tight impedance control (±10%). Calculate the proper width of the trace for a 50-Ω impedance



based on the PCB stack-up. Ensure that the trace can carry the PoC current for the maximum load presented by the remote sensor module.

- The PoC filter should be connected to the RIN+ trace through the first ferrite bead (FB<sub>1</sub>). The FB<sub>1</sub> should be touching the high-speed trace to minimize the stub length seen by the transmission line. Create an anti-pad or a moat under the  $FB<sub>1</sub>$  pad that touches the trace. The anti-pad should be a plane cutout of the ground plane directly underneath the top layer without cutting out the ground reference under the trace. The purpose of the anti-pad is to maintain the impedance as close to 50  $\Omega$  as possible.
- Route the RIN– trace loosely coupled to the RIN+ trace for the length similar to the RIN+ trace length when possible. This will help the differential nature of the receiver to cancel out any common-mode noise that may be present in the environment that may couple on to the RIN+ and RIN– signal traces. When routing on inner layers, length matching for single-ended traces does not provide as significant benefit.

When configured for STP and routing differential signals to the DS90UB954-Q1 receiver inputs, the traces should maintain 100-Ω differential impedance routed to the connector. When choosing to implement a common mode choke for common mode noise reduction, take care to minimize the effect of any mismatch. [Figure 10-2](#page-156-0) shows an example PCB layout for STP configuration.



### **10.1.3 Routing CSI-2 Signal Traces**

Routing the CSI-2 signal traces between the CSI-2 pins and the CSI-2 connector is also important for a successful DS90UB954-Q1 PCB layout. [Figure 10-1](#page-155-0) shows essential details for routing the CSI-2 traces. Additional recommendations are given in the following list:

- 1. Route CSI\_D0N, CSI\_D0P, CSI\_D1N, and CSI\_D1P pairs as differential coupled striplines with controlled 100-Ω differential impedance (±10%)
- 2. Keep the trace length difference between CSI-2 traces to 5 mils of each other.
- 3. Length matching should be near the location of mismatch.
- 4. Each pair should be separated at least by 5 times the signal trace width.
- 5. Keep away from other high-speed signals.
- 6. Keep the use of bends in differential traces to a minimum. When bends are used, the number of left and right bends must be as equal as possible, and the angle of the bend should be ≥ 135 degrees. This arrangement minimizes any length mismatch caused by the bends and therefore minimizes the impact that bends have on EMI.
- 7. Route all differential pairs on one or two inner layers.
- 8. Keep the number of signal vias to a minimum TI recommends keeping the via count to the maximum of two per CSI-2 trace.
- 9. Keep traces on layers adjacent to ground plane.
- 10. Do NOT route differential pairs over any plane split.
- 11. Adding Test points causes impedance discontinuity and therefore negatively impacts signal performance. If test points are used, place them in series and symmetrically. Test points must not be placed in a manner that causes a stub on the differential pair.



# <span id="page-155-0"></span>**10.2 Layout Examples**





<span id="page-156-0"></span>



**Figure 10-2. DS90UB954-Q1 PCB Layout Example: FPD-Link III Differential Signal Traces**

[SNLS570C](https://www.ti.com/lit/pdf/SNLS570) – AUGUST 2017 – REVISED JANUARY 2023 **[www.ti.com](https://www.ti.com)**





**Figure 10-3. DS90UB954-Q1 PCB Layout Example: CSI-2 Traces**



# **11 Device and Documentation Support**

## **11.1 Device Support**

### **11.1.1 Development Support**

For development support, see the following:

#### [DS90UB953-Q1](http://www.ti.com/product/DS90UB953-Q1)

### **11.2 Documentation Support**

#### **11.2.1 Related Documentation**

For related documentation see the following:

- •
- *[How to Design a FPD-Link III System Using DS90UB953 and DS90UB954](https://www.ti.com/lit/pdf/SNLA267)* (SNLA267)
- *[I2C Communication Over FPD-Link III With Bidirectional Control Channel](https://www.ti.com/lit/pdf/SNLA131)* (SNLA131)
- *[I2C Bus Pullup Resistor Calculation](https://www.ti.com/lit/pdf/slva689)* (SLVA689)
- *[I2C Over DS90UB913/4 FPD-Link III With Bidirectional Control Channel](https://www.ti.com/lit/pdf/snla222)* (SNLA222)
- *[Sending Power Over Coax in DS90UB913A Designs](https://www.ti.com/lit/pdf/SNLA224)* (SNLA224)
- [FPD-Link Learning Center](https://training.ti.com/fpd-link-learning-center)
- *[An EMC/EMI System-Design and Testing Methodology for FPD-Link III SerDes](https://www.ti.com/lit/pdf/slyt719)* (SLYT719)
- *[Ten Tips for Successfully Designing With Automotive EMC/EMI Requirements](https://www.ti.com/lit/pdf/slyt636)* (SLYT636)

### **11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.4 Support Resources**

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

### **11.5 Trademarks**

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **11.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **11.7 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.



# **12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **12.1 Package Option Addendum**

#### **Packaging Information**



1. The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PRE\_PROD** Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

2. **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- 3. MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- 4. There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- 5. Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- 6. Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



 $B<sub>0</sub>$  W

User Direction of Feed

#### **12.1.1 Tape and Reel Information**



Pocket Quadrants **Device Package Type Package Package Pins** SPQ **Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant** DS90UB954TRGZRQ1 VQFN RGZ 48 2500 330.0 16.4 7.3 7.3 1.1 12.0 16.0 Q2 DS90UB954TRGZTQ1 VQFN RGZ 48 250 180.0 16.4 7.3 7.3 1.1 12.0 16.0 Q2

 $Q3$  |  $Q4$  |  $Q3$  |  $Q4$ 

▼









# **PACKAGE OUTLINE**

# **RGZ0048B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





# **EXAMPLE BOARD LAYOUT**

# **RGZ0048B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





# **EXAMPLE STENCIL DESIGN**

# **RGZ0048B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 28-Nov-2022



**TEXAS** 

# **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





#### Pack Materials-Page 1



www.ti.com

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Apr-2023



\*All dimensions are nominal



# **GENERIC PACKAGE VIEW**

# **RGZ 48 VQFN - 1 mm max height**

**7 x 7, 0.5 mm pitch** PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4224671/A



# **PACKAGE OUTLINE**

# **RGZ0048B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# **RGZ0048B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **RGZ0048B VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated