

**9602** *0106601*  
**96L02** *010107*  
**DUAL RETRIGGERABLE RESETTABLE  
 MONOSTABLE MULTIVIBRATOR**

**DESCRIPTION** — The 9602 is a dual TTL monostable multivibrator with trigger mode selection, reset capability, rapid recovery, internally compensated reference levels and high speed capability. Output pulse duration and accuracy depend on external timing components, and are therefore under user control for each application. It is well suited for a broad variety of applications, including pulse delay generators, square wave generators, long delay timers, pulse absence detectors, frequency detectors, clock pulse generators and fixed-frequency dividers. Each input is provided with a clamp diode to limit undershoot and minimize ringing induced by fast fall times acting on system wiring impedances.

- **RETRIGGERABLE, 0% TO 100% DUTY CYCLE**
- **DC LEVEL TRIGGERING, INSENSITIVE TO TRANSITION TIMES**
- **LEADING OR TRAILING-EDGE TRIGGERING**
- **COMPLEMENTARY OUTPUTS WITH ACTIVE PULL-UPS**
- **PULSE WIDTH COMPENSATION FOR  $\Delta V_{CC}$  AND  $\Delta T_A$**
- **50 ns TO  $\infty$  OUTPUT PULSE WIDTH RANGE**
- **OPTIONAL RETRIGGER LOCK-OUT CAPABILITY**
- **RESETTABLE, FOR INTERRUPT OPERATIONS**


**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0 V \pm 5\%$ , $T_A = 0^\circ C$ to $+70^\circ C$	$V_{CC} = +5.0 V \pm 10\%$ , $T_A = -55^\circ C$ to $+125^\circ C$	
Plastic DIP (P)	A	9602PC, 96L02PC		9B
Ceramic DIP (D)	A	9602DC, 96L02DC	9602DM, 96L02DM	6B
Flatpak (F)	A	9602FC, 96L02FC	9602FM, 96L02FM	4L


**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	96XX (U.L.) HIGH/LOW	96L (U.L.) HIGH/LOW
$I_0$	Trigger Input (Active Falling Edge)	1.5/1.0	0.5/0.25
$I_1$	Trigger Input (Active Rising Edge)	1.5/1.0	0.5/0.25
$\overline{C}_D$	Direct Clear Input (Active LOW)	1.5/1.0	0.5/0.25
Q	Positive Pulse Output	24/7.0 (6.2)	9.0/3.0
$\overline{Q}$	Complementary Pulse Output	24/7.0 (6.2)	9.0/3.0

**CONNECTION DIAGRAM  
 PINOUT A**




**LOGIC SYMBOL**



$V_{CC}$  = Pin 16  
 GND = Pin 8

## FUNCTIONAL BLOCK DIAGRAM



## OPERATION NOTES

1. **TRIGGERING**—can be accomplished by a positive-going transition on pin 4 (12) or a negative-going transition on pin 5 (11). Triggering begins as a signal crosses the input  $V_{IL}:V_{IH}$  threshold region; this activates an internal latch whose unbalanced cross-coupling causes it to assume a preferred state. As the latch output goes LOW it disables the gates leading to the Q output and, through an inverter, turns on the capacitor discharge transistor. The inverted signal is also fed back to the latch input to change its state and effectively end the triggering action; thus the latch and its associated feed-back perform the function of a differentiator.

The emitters of the latch transistors return to ground through an enabling transistor which must be turned off between successive triggers in order for the latch to proceed through the proper sequence when triggering is desired. Pin 5 (11) must be HIGH in order to trigger at pin 4 (12); conversely, pin 4 (12) must be LOW in order to trigger at pin 5 (11).

2. **RETRIGGERING**—In a normal cycle, triggering initiates a rapid discharge of the external timing capacitor, followed by a ramp voltage run-up at pin 2 (14). The delay will time out when the ramp voltage reaches the upper trigger point of a Schmitt circuit, causing the outputs to revert to the quiescent state. If another trigger occurs before the ramp voltage reaches the Schmitt threshold, the capacitor will be discharged and the ramp will start again without having disturbed the output. The delay period can therefore be extended for an arbitrary length of time by insuring that the interval between triggers is less than the delay time, as determined by the external capacitor and resistor.

3. **NON-RETRIGGERABLE OPERATION**—Retriggering can be inhibited logically, by connecting pin 6 (10) back to pin 4 (12) or by connecting pin 7 (9) back to pin 5 (11). Either hook-up has the effect of keeping the latch-enabling transistor turned on during the delay period, which prevents the input latch from cycling as discussed above in the section on triggering.

4. **OUTPUT PULSE WIDTH**—An external resistor  $R_X$  and an external capacitor  $C_X$  are required, as shown in the functional block diagram. To minimize stray capacitance and noise pickup,  $R_X$  and  $C_X$  should be located as close as possible to the circuit. In applications which require remote trimming of the pulse width, as with a variable resistor,  $R_X$  should consist of a fixed resistor in series with the variable resistor; the fixed resistor should be located as close as possible to the circuit. The output pulse width  $t_w$  is defined as follows, where  $R_X$  is in  $k\Omega$ ,  $C_X$  is in pF and  $t_w$  is in ns.

$$(9602) \quad t_w = 0.31 R_X C_X (1 + 1/R_X) \text{ for } C_X \geq 10^3 \text{ pF}$$

$$5 \text{ k}\Omega \leq R_X \leq 50 \text{ k}\Omega \text{ for } 0^\circ \text{C to } +75^\circ \text{C}$$

$$5 \text{ k}\Omega \leq R_X \leq 25 \text{ k}\Omega \text{ for } -55^\circ \text{C to } +125^\circ \text{C}$$

$$(96L02) \quad t_w = 0.33 R_X C_X (1 + 3/R_X) \text{ for } C_X \geq 10^3 \text{ pF}$$


$$16 \text{ k}\Omega \leq R_X \leq 220 \text{ k}\Omega \text{ for } 0^\circ \text{C to } +75^\circ \text{C}$$

$$20 \text{ k}\Omega \leq R_X \leq 100 \text{ k}\Omega \text{ for } -55^\circ \text{C to } +125^\circ \text{C}$$

$C_X$  may vary from 0 to any value. For pulse widths with  $C_X$  less than  $10^3$  pF see *Figures a and b*.

**OPERATION NOTES** (Cont'd)

5. **SETUP AND RELEASE TIMES** — The setup times listed below are necessary to allow the latch-enabling transistor to turn off and the node voltages within the input latch to stabilize, thus insuring proper cycling of the latch when the next trigger occurs. The indicated release times (equivalent to trigger duration) allow time for the input latch to cycle and its signal to propagate.



6. **RESET OPERATION** — A LOW signal on  $\overline{C_D}$ , pin 3 (13), will terminate an output pulse, causing Q to go LOW and  $\overline{Q}$  to go HIGH. As long as  $\overline{C_D}$  is held LOW, a delay period cannot be initiated nor will attempted triggering cause spikes at the outputs. A reset pulse duration, in the LOW state, of 25 ns is sufficient to insure resetting. If the reset input goes LOW at the same time that a trigger transition occurs, the reset will dominate and the outputs will not respond to the trigger. If the reset input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.

7. **CAPACITOR LEAKAGE** — For recommendations on electrolytic capacitors and larger values of  $R_x$ , please see the 9600 data sheet.




Fig. a










Fig. b

TYPICAL CHARACTERISTICS



7

DC AND AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)							
SYMBOL	PARAMETER		96XX		UNITS	CONDITIONS	
			Min	Max			
V <sub>OH</sub>	Output HIGH Voltage		12.4		V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -9.6 mA	
V <sub>OL</sub>	Output LOW Voltage	XM	0.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 9.92 mA	
						V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 12.8 mA	
		XC	0.45		V	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 11.3 mA	
						V <sub>CC</sub> = 5.25 V, I <sub>OL</sub> = 12.8 mA	
V <sub>IH</sub>	Input HIGH Voltage	XM	2.0		V	Guaranteed Input HIGH Threshold	
		XC					1.9
V <sub>IL</sub>	Input LOW Voltage		0.85		V	Guaranteed Input LOW Threshold	
I <sub>IL</sub>	Input LOW Current		-1.6		mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = V <sub>OL</sub>	
I <sub>IL</sub>	Input LOW Current	XM	-1.24		mA	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>OL</sub>	
		XC					-1.14
I <sub>IH</sub>	Input HIGH Current		60		μA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 4.5 V	
I <sub>OS</sub>	Output Short Circuit Current	XM	-25		mA	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 1.0 V	
		XC					-35
I <sub>CC</sub>	Power Supply Current	XM	45		mA	V <sub>CC</sub> = 5.0 V	
		XC					52
t <sub>PLH</sub>	Propagation Delay I <sub>0</sub> to Q	XM	35		ns	R <sub>X</sub> = 5 kΩ, C <sub>X</sub> = 0 C <sub>L</sub> = 15 pF, Fig. c	
		XC					40
t <sub>PHL</sub>	Propagation Delay I <sub>0</sub> to Q	XM	43		ns	R <sub>X</sub> = 5 kΩ, C <sub>X</sub> = 0 C <sub>L</sub> = 15 pF, Fig. c	
		XC					48
t <sub>w</sub> (min)	Minimum Output Pulse Width	at Q	XM	90		ns	R <sub>X</sub> = 5 kΩ, C <sub>X</sub> = 0 C <sub>L</sub> = 15 pF, Fig. c
		at Q̄					
			XC	XM	100		
		XM			XC		
t <sub>w</sub>	Output Pulse Width		3.08	3.76		μs	R <sub>X</sub> = 10 kΩ C <sub>X</sub> = 1000 pF, Fig. c
C <sub>STRAY</sub>	Maximum Stray Capacitance from Pin 2 (14) to Gnd		50		pF		
R <sub>X</sub>	Timing Resistor Range	XM	5.0	25	kΩ		
		XC	5.0	50			

**DC AND AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	96L		UNITS	CONDITIONS
		Min	Max		
V <sub>OH</sub>	Output HIGH Voltage	2.4		V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.36 mA
V <sub>OL</sub>	Output LOW Voltage		0.3	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 4.8 mA
V <sub>IH</sub>	Input HIGH Voltage	2.0		V	Guaranteed Input HIGH Threshold
V <sub>IL</sub>	Input LOW Voltage		0.7	V	Guaranteed Input LOW Threshold
I <sub>IH</sub>	Input HIGH Current		20 1.0	μA mA	V <sub>IN</sub> = 2.4 V V <sub>IN</sub> = 5.5 V V <sub>CC</sub> = Max
I <sub>IL</sub>	Input LOW Current		-0.4	mA	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.3 V
I <sub>OS</sub>	Output Short Circuit Current	-2.0	-13	mA	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 1.0 V
I <sub>CC</sub>	Power Supply Current		16	mA	V <sub>CC</sub> = Max
t <sub>PLH</sub>	Propagation Delay I <sub>0</sub> to Q	XM	75	ns	V <sub>CC</sub> = 5.0 V, R <sub>X</sub> = 20 kΩ C <sub>X</sub> = 0, C <sub>L</sub> = 15 pF T <sub>A</sub> = 25°C
		XC	80		
t <sub>PHL</sub>	Propagation Delay I <sub>0</sub> to Q̄	XM	62	ns	V <sub>CC</sub> = 5.0 V, R <sub>X</sub> = 20 kΩ C <sub>X</sub> = 0, C <sub>L</sub> = 15 pF T <sub>A</sub> = 25°C
		XC	65		
t <sub>w</sub> (min)	Minimum Output Pulse Width at Q		110*	ns	V <sub>CC</sub> = 5.0 V, R <sub>X</sub> = 20 kΩ C <sub>X</sub> = 0, C <sub>L</sub> = 15 pF T <sub>A</sub> = 25°C
t <sub>w</sub>	Output Pulse Width	12.4	15.2	μs	V <sub>CC</sub> = 5.0 V, R <sub>X</sub> = 39 kΩ C <sub>X</sub> = 1000 pF, T <sub>A</sub> = 25°C
Δt	Change in Q Pulse Width Over Temperature	XC	1.6	%	R <sub>X</sub> = 39 kΩ, C <sub>X</sub> = 1000 pF
R <sub>X</sub>	Timing Resistor Range	XM XC	100 220	kΩ	

\*Typical Value




Fig. c