

Features

Very high speed: 45 ns

Wide voltage range: 1.65V–2.25V
Pin-compatible with CY62147DV18

· Ultra low standby power

Typical standby current: 1 μA
 Maximum standby current: 7 μA

Ultra-low active power

— Typical active current: 2 mA @ f = 1 MHz

· Ultra low standby power

• Easy memory expansion with $\overline{\text{CE}}$, and $\overline{\text{OE}}$ features

· Automatic power-down when deselected

· CMOS for optimum speed/power

· Available in a 48-ball Pb-free VFBGA package

Functional Description^[1]

The CY62147EV18 is a high-performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm B}$) in portable applications such as cellular telephones. The device


4-Mbit (256K x 16) Static RAM

also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

Writing to the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$), is written into the location specified on the address pins (A $_0$ through A $_{17}$). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ through I/O $_{15}$) is written into the location specified on the address pins (A $_0$ through A $_{17}$).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$ to I/O $_7$. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$ to I/O $_{15}$. See the truth table at the back of this data sheet for a complete description of read and write modes.

The CY62147EV18 is available in a 48-ball VFBGA package.



Note:


1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Revised December 12, 2005



Pin Configuration^[2, 3]

48-ball VFBGA Pinout **Top View**



Product Portfolio

					Power Dissipat			on		
				Speed		Operating I _{CC} (mA)				
Product	V _{CC} Range (V)		(ns)	f = 1MHz		f = f _{max}		Standby I _{SB2} (μA)		
	Min.	Typ. ^[4]	Max.		Typ. ^[4]	Max.	Typ. ^[4]	Max.	Typ. ^[4]	Max.
CY62147EV18-45LL	1.65	1.8	2.25	45	2	2.5	15	20	1	7

- 2. NC pins are not connected on the die.
- No plits are not conflicted on the circ.
 Pins H1, G2, and H6 in the VFBGA package are address expansion pins for 8 Mb, 16 Mb and 32 Mb, respectively.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature—65°C to + 150°C Ambient Temperature with Power Applied–55°C to + 125°C Supply Voltage to Ground Potential-0.2V to + 2.45V (V_{CCMAX} + 0.2V) DC Voltage Applied to Outputs in High-Z State $^{[5,6]}$-0.2V to 2.45V (V $_{\rm CCMAX}$ + 0.2V)

DC Input Voltage ^[5,6] 0.2V to 2.45V (V _{CC}	_{CMAX} + 0.2V)
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	>200mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} [7]
CY62147EV18	Industrial	–40°C to +85°C	1.65V to 2.25V

Electrical Characteristics (Over the Operating Range)

					45 ns		
Parameter	Description	Test Conditions			Typ. ^[4]	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	V _{CC} = 1.65V	1.4			V
V_{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	V _{CC} = 1.65V			0.2	V
V _{IH}	Input HIGH Voltage	V _{CC} =1.65V to 2.25V		1.4		V _{CC} + 0.2V	V
V _{IL}	Input LOW Voltage	V _{CC} =1.65V to 2.25V		-0.2		0.4	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	μА
I _{OZ}	Output Leakage Current	GND \leq V _O \leq V _{CC} , Output Dis	sabled	-1		+1	μА
I _{CC}	V _{CC} Operating Supply Current	$f = f_{MAX} = 1/t_{RC}$	V _{CC(max)} =2.25V I _{OUT} = 0 mA CMOS levels		15	20	mA
		f = 1 MHz	V _{CC(max)} =2.25V		2	2.5	mA
I _{SB1}	Automatic CE Power-down Current — CMOS Inputs	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2V$, $V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$, $V_{\text{IN}} \le 0.2V$) $f = f_{\text{MAX}}$ (Address and Data Only), $f = 0$ (OE, WE, BHE and BLE)	V _{CC(max)} =2.25V		1	7	μА
I _{SB2}	Automatic CE Power-down Current — CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V, f = 0$	V _{CC(max)} =2.25V		1	7	μА

Capacitance (for all Packages) [8]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF


- Note:
 5. V_{IL(min.)} = -2.0V for pulse durations less than 20 ns.
 6. V_{IH(max)}=V_{CC}+0.5V for pulse durations less than 20 ns.
 7. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 8. Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance

Parameter	Description	Test Conditions	VFBGA Package	Unit
$\Theta_{\sf JA}$	Thermal Resistance (Junction to Ambient) ^[8]	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case) ^[8]		10	°C/W

AC Test Loads and Waveforms




Parameters	1.80V	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[4]	Max.	Unit
V_{DR}	V _{CC} for Data Retention		1.0			V
I _{CCDR}	Data Retention Current	$\begin{aligned} & \frac{V_{CC}}{CE} = 1.0V \\ & CE \ge V_{CC} - 0.2V, \\ & V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V \end{aligned}$		0.5	3	μА
t _{CDR} ^[7]	Chip Deselect to Data Retention Time		0			ns
t _R ^[9]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform^[10]



Notes:

^{9.} Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 100 µs or stable at V_{CC(min.)} ≥ 100µs.

10. BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics (Over the Operating Range) [11]

		45		
Parameter	Description	Min.	Unit	
Read Cycle		<u>.</u>		•
t _{RC}	Read Cycle Time	45		ns
t _{AA}	Address to Data Valid		45	ns
t _{OHA}	Data Hold from Address Change	10		ns
t _{ACE}	CE LOW to Data Valid		45	ns
t _{DOE}	OE LOW to Data Valid		22	ns
t _{LZOE}	OE LOW to LOW Z ^[12]	5		ns
t _{HZOE}	OE HIGH to High Z ^[12, 13]		18	ns
t _{LZCE}	CE LOW to Low Z ^[12]	10		ns
t _{HZCE}	CE HIGH to High Z ^[12, 13]		18	ns
t _{PU}	CE LOW to Power-up	0		ns
t _{PD}	CE HIGH to Power-down		45	ns
t _{DBE}	BLE/BHE LOW to Data Valid		45	ns
t _{LZBE}	BLE/BHE LOW to Low Z ^[12]	10		ns
t _{HZBE}	BLE/BHE HIGH to HIGH Z ^[12, 13]		18	ns
Write Cycle ^[14]		<u>.</u>		•
t _{WC}	Write Cycle Time	45		ns
t _{SCE}	CE LOW to Write End	35		ns
t _{AW}	Address Set-up to Write End	35		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-up to Write Start	0		ns
t _{PWE}	WE Pulse Width	35		ns
t _{BW}	BLE/BHE LOW to Write End	35		ns
t _{SD}	Data Set-up to Write End	25		ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High-Z ^[12, 13]		18	ns
t _{LZWE}	WE HIGH to Low-Z ^[12]	10		ns

^{11.} Test conditions for all parameters other than three-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.


12. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE}, and t_{HZWE} for any given device.

th_{IZOE}, th_{IZCE}, th_{IZE}, and th_{IZWE} transitions are measured when the <u>outputs</u> enter <u>a high</u> impedence state
 The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




Switching Waveforms

Read Cycle 1 (Address Transition Controlled)^[15, 16]



Read Cycle No. 2 (OE Controlled)[16, 17]




Notes:

- 15. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$, \overline{BHE} and/or $\overline{BLE} = V_{|L}$. 16. \overline{WE} is HIGH for read cycle. 17. Address valid prior to or coincident with \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)^[14, 18, 19]



Write Cycle No. 2 (CE Controlled)^[14, 18, 19]



Notes:

- 18. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.


 19. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high-impedance state.

 20. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[19]



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[19]





Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	L	L	Data Out (I/O _O –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O _O –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62147EV18LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array Pb-Free	Industrial

Please contact your local Cypress sales representative for availability of other parts



Package Diagram

48-pin VFBGA (6 x 8 x 1 mm) (51-85150)



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

Document Document	ocument Title:CY62147EV18 MoBL2™ 4-Mbit (256K x 16) Static RAM ocument Number: 38-05441							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	201580	01/08/04	AJU	New Data Sheet				
*A	247009	See ECN	SYT	Changed from Advance Information to Preliminary Moved Product Portfolio to Page 2 Changed V_{CCMax} from 2.20 to 2.25 V Changed V_{CC} stabilization time in footnote #8 from 100 μ s to 200 μ s Removed Footnote #15 (t_{LZBE}) from Previous Revision Changed t_{CCDR} from 2.0 μ A to 2.5 μ A Changed typo in Data Retention Characteristics (t_R) from 100 μ s to t_{RC} ns Changed t_{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t_{HZOE} , t_{HZBE} , t_{HZWE} from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed t_{SCE} and t_{BW} from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed t_{HZCE} from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin Changed t_{SD} from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t_{DCE} from 15 to 18 ns for 35 ns Speed Bin Changed t_{DCE} from 15 to 18 ns for 35 ns Speed Bin Changed Ordering Information to include Pb-Free Packages				
*B	414820	See ECN	ZSD	Changed from Preliminary to Final Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62147EV18 Changed ball E3 from DNU to NC Changed I $_{CC}$ (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I $_{CC}$ (Max) value from 2 mA to 2.5 mA at f=1 MHz Changed I $_{CC}$ (Typ) value from 12 mA to 15 mA at f=f $_{max}$ Changed I $_{SB1}$ and I $_{SB2}$ Typ. values from 0.7 $_{\mu}$ A to 1 $_{\mu}$ A and Max. values from 2.5 $_{\mu}$ A to 7 $_{\mu}$ A. Extended undershoot limit to -2V in footnote #5 Changed I $_{CCDR}$ Max. from 2.5 $_{\mu}$ A to 3 $_{\mu}$ A. Added I $_{CCDR}$ typical value. Changed t $_{LZOE}$ from 3 ns to 5 ns Changed t $_{LZOE}$ from 22 ns to 18 ns Changed t $_{PWE}$ from 30 ns to 35 ns. Changed t $_{PWE}$ from 30 ns to 35 ns. Changed the package diagram 48-pin VFBGA from *B to *D Updated the ordering information table and replaced Package Name column with Package Diagram				