

ETR04032-002

# 400nA Ultra-Low Quiescent, 0.8A, PWM/PFM Step-up DC/DC Converters

☆Green Operation compatible

### ■GENERAL DESCRIPTION

XC9145 series are synchronous step-up DC/DC converters with a  $200m\Omega$  N-channel driver FET and a  $270m\Omega$  synchronous P-channel switching FET built-in.

The ultra-low current consumption of 400nA and PWM/PFM auto-switching control have dramatically improved the efficiency of the output current of  $10\mu$ A or less, which was difficult to achieve in the past. (89.9%@V<sub>IN</sub>=2.4V, V<sub>OUT</sub>=3.3V, I<sub>OUT</sub>=10 $\mu$ A)

XC9145 series can significantly reduce the power consumption of battery-powered devices which consume a large percentage of power when the system is in standby mode. It contributes to keeping battery life longer and reducing battery size smaller.

### APPLICATIONS

- Low power wireless communication products
- ●Low power IoT module
- Battery-powered medical devices /
   Wearable devices
   (Health monitoring, Fitness devices)
- Remote controls
- Primary battery portable systems
- Metering devices / Smart meter (Gas / Water / Temperature)
- ●Home Security / Home Automation
- Energy Harvest

# **■**FEATURES

Input Voltage Range : 0.65V ~ 5.5V

Fixed Output Voltage  $: 3.0 \text{V} \sim 5.5 \text{V} \text{ (0.1V increments)}$ Output Current  $: 430 \text{mA} \otimes \text{V}_{\text{OUT}} = 5.0 \text{V}, \text{V}_{\text{BAT}} = 3.3 \text{V}$  $300 \text{mA} \otimes \text{V}_{\text{OUT}} = 3.3 \text{V}, \text{V}_{\text{BAT}} = 1.8 \text{V}$ 

Oscillation Frequency : 1.2MHz

Quiescent Current : 400nA

Efficiency : 89.9% @ $V_{IN}$ =2.4V,  $V_{OUT}$ =3.3V,  $I_{OUT}$ =10 $\mu$ A

93.2% @V<sub>IN</sub>=2.4V, V<sub>OUT</sub>=3.3V, I<sub>OUT</sub>=100mA

(Operation Start Voltage 1.6V)

Control Mode : Auto PWM/PFM

Load transient response : 300mV

@Vout=3.3V, VBAT=1.8V, Iout=1mA→200mA

Protection function : Current Limit Functions : Soft start

Load Disconnection

Operating Ambient Temperature : -40°C ~ 105°C


Package : SOT-25 (2.8x2.9x1.3mm)


USP-6C (1.8x2.0x0.6mm) WLP-6-05 (1.08x1.28x0.4mm)

Environmentally Friendly : EU RoHS Compliant, Pb Free


### ■TYPICAL APPLICATION CIRCUIT

## **■TYPICAL CHARACTERISTICS**





# **■BLOCK DIAGRAM**



<sup>\*</sup> Diodes inside the circuits are ESD protection diodes and parasitic diodes.

# **■ PRODUCT CLASSIFICATION**


### Ordering Information

XC9145123456-7

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
1)	Туре	В	-
23	Output Voltage	30 ~ 55	Output voltage options e.g. 3.0V → ②=3, ③=0
4	Oscillation Frequency	С	1.2MHz
		MR-G	SOT-25 (3,000pcs/Reel)
<b>(5)(6)-(7)</b> (*1)	Packages (Order Unit)	ER-G	USP-6C (3,000pcs/Reel)
		0R-G	WLP-6-05 (5,000pcs/Reel)

<sup>(\*1)</sup> The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully EU RoHS compliant.

# **■ PIN CONFIGURATION**



# **■ PIN ASSIGNMENT**

PIN NUMBER		PIN NAME	FUNCTIONS	
SOT-25	USP-6C	WLP-6-05	PIIN INAIVIE	FUNCTIONS
1	3	3	CE	Chip Enable
2	2,4	2,4	GND	Ground
3	1	1	BAT	Power Supply Input
4	6	6	V <sub>OUT</sub>	Output Voltage
5	5	5	Lx	Switching
	7	7	EP	Exposed thermal pad.
-	- / -		_ EP	The Exposed pad must be connected to GND(Pin2,4).

# **■**FUNCTION CHART

PIN NAME	SIGNAL	STATUS	
	L	Stand-by	
CE	Н	Active	
	OPEN	Undefined State (*1)	

<sup>\*</sup> Do not leave the CE pin open.

## ■ ABSOLUTE MAXIMUM RATINGS

PARAM	PARAMETER		RATINGS	UNITS	
BAT Pin	Voltage	V <sub>BAT</sub>	-0.3 ~ 6.6	V	
L <sub>X</sub> Pin V	oltage/	$V_{Lx}$	-0.3 ~ 6.6	V	
V <sub>OUT</sub> Pin	Voltage	Vout	-0.3 ~ 6.6	V	
CE Pin \	CE Pin Voltage		-0.3 ~ 6.6	V	
Davis Diania atian	SOT-25		760 (JESD51-7 board) (*1)		
Power Dissipation $(Ta=25^{\circ}C)$	USP-6C	Pd	1250 (JESD51-7 board) (*1)	mW	
(1a=25C)	WLP-6-05		700 (40mm x 40mm standard board) (*1)		
Junction Te	Junction Temperature		-40 ~ 125	လူ	
Storage Te	mperature	Tstg	-55 ~ 125	°C	

<sup>\*</sup> All voltages are described based on the GND pin.

### ■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Input Voltage	$V_{BAT}$	0.65	-	5.5	V
Lx Pin Current (*1)	I <sub>L</sub> X	-	-	2.0	Α
CE Pin Voltage	V <sub>CE</sub>	0.0	-	6.0	V
Operating Ambient Temperature	Topr	-40	-	105	°C
Input Capacitor (Effective Value)	Cin	6.0 (*2)	-	1000 (*3)	μF
Output Capacitor (Effective Value)	CL	8.0 (*2)	-	100 (*4)	μF
Inductor	L	3.76 (*5)	4.70 (*5)	5.64 (*5)	μH

<sup>\*</sup> All voltages are described based on the GND pin.

- (\*2) Some ceramic capacitors have an effective capacitance that is significantly lower than the nominal value due to the applied DC bias and ambient temperature. For the input / output capacitance of this IC, use an appropriate ceramic capacitor considering the DC bias conditions (ambient temperature, input / output voltage) so that the effective capacitance value is equal to or higher than the recommended component.
- (\*3) If using a large-capacity capacitor such as an electrolytic capacitor or tantalum capacitor as the input capacitor, place a low ESR ceramic capacitor in parallel. If a ceramic capacitor is not placed, high-frequency voltage fluctuations will increase and the IC may malfunction.
- (\*4) If using a large-capacity capacitor as the output capacitor, it may not start during the soft start period, and the current limiting function may operate during startup.
- (\*5) Select an inductor with the saturation current (the DC superimposing characteristics) that is equal to or greater than the recommended component. Also, please use a shield type inductor to suppress noise leakage from the inductor.

<sup>(\*1)</sup> The power dissipation figure is the one when IC is mounted on PCB and the figure is for reference only. Please refer to PACKAGING INFORMATION for the mounting condition.

<sup>(\*1)</sup> Due to the Lx pin current, the junction temperature may cross over the maximum junction temperature. Please use within the range that does not cross over the maximum junction temperature.

# ■ ELECTRICAL CHARACTERISTICS

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNITS	CIRCUIT
Input Voltage	V <sub>BAT</sub>			-	-	5.5	V	1
Output Voltage (PFM)	V <sub>OUT_PFM</sub>	$V_{BAT}$ = $V_{OUT(T)}$ ×0.7, $V_{OUT}$ = $V_{OUT(T)}$ ×1.05– $V_{OUT}$ Voltage when Lx pin voltage ch level to "L" level or starting oscillation	anges from "H"	<e-1></e-1>	<e-2></e-2>	<e-3></e-3>	V	4
Output Voltage (PWM)	V <sub>OUT_PWM</sub>	V <sub>BAT</sub> =V <sub>OUT(T)</sub> ×1.05, V <sub>OUT</sub> =V <sub>OUT(T)</sub> ×1.03 V <sub>OUT</sub> Voltage when Lx pin voltage ch level to "L" level or starting oscillation	anges from "H"	<e-4></e-4>	<e-5></e-5>	<e-6></e-6>	V	4
Operation Start Voltage	V <sub>ST</sub>	V <sub>BAT</sub> =1.6V		-	-	1.6	V	1
Operation Hold Voltage	V <sub>HLD</sub>	After output voltage stabilizes, V <sub>BAT</sub> =1.6V→0.65V, I <sub>OUT</sub> =1mA		-	0.65	-	V	1
Input Pin Current	lq_bat	V <sub>BAT</sub> =V <sub>OUT(T)</sub> -1V, V <sub>OUT</sub> =V <sub>OUT(T)</sub> ×1.04	N 6 " I'	-	5.0	100	nA	2
Quiescent Current	Iq	Lx pin open	No Switching	-	400	1300	nA	2
PWM Off Time	t <sub>OFF</sub>	V <sub>BAT</sub> =V <sub>OUT(T)</sub> ×0.45, V <sub>OUT</sub> =V <sub>OUT(T)</sub> ×0.9, The time which Lx pin voltage chang "L"→"H" level to "H"→"L" level (*1)	292	417	542	ns	6	
Maximum On Time	t <sub>ON_MAX</sub>	V <sub>BAT</sub> =6.0V, V <sub>OUT</sub> =V <sub>OUT(T)</sub> -1V, V <sub>Lx</sub> =2.3V The time which Lx pin voltage chang "H"→"L" level to "L"→"H" level (*1)		2.5	4.8	8.0	μs	6
Minimum Duty Cycle	D <sub>MIN</sub>	$V_{BAT}=V_{OUT(T)}-1V$ , $V_{OUT}=V_{OUT(T)}\times1.04$ ,	Lx pin open	-	-	0	%	2
PFM Switching Current	I <sub>PFM</sub>	$V_{BAT} = V_{OUT(T)} \times 0.8$ , $R_L = 1k\Omega$ The peak current flowing through the	e coil <sup>(*2)</sup>	-	200	280	mA	7
F.(; ;		V <sub>BAT</sub> =2.4V, V <sub>OUT</sub> =3.3V, I <sub>OUT</sub> =10μA		-	89.9	-	2/	
Efficiency	EFFI	V <sub>BAT</sub> =2.4V, V <sub>OUT</sub> =3.3V, I <sub>OUT</sub> =100mA		-	93.2	-	%	1
Stand-by Current	I <sub>STB</sub>	$V_{BAT}=V_{Lx}=6.0V$ , $V_{OUT}=V_{CE}=0.0V$		-	0.0	0.1	μΑ	(5)
Lx SW "Pch" ON Resistance	R <sub>LXP</sub>	V <sub>BAT</sub> =V <sub>LX</sub> =6.0V, I <sub>OUT</sub> =200mA <sup>(*4)</sup>		-	270	-	mΩ	3
Lx SW "Nch" ON Resistance	R <sub>LXN</sub>	V <sub>BAT</sub> =6.0V		-	200	-	mΩ	-
Lx SW "H" Leakage Current	I <sub>LXLH</sub>	$V_{BAT} = V_{Lx} = 6.0V, V_{OUT} = V_{CE} = 0.0V$	-	0.0	0.1	μA	(5)	
Lx SW "L" Leakage Current	I <sub>LXLL</sub>	$V_{BAT}=V_{CE}=V_{Lx}=0.0V, V_{OUT}=6.0V$		-	0.0	0.1	μA	2

 $V_{\text{OUT}(T)}$ : Target voltage

Test Conditions : unless otherwise stated,  $V_{\text{CE}}$ =2.0V

<sup>(\*1)</sup> "H" level =  $V_{BAT} / V_{OUT}$ , "L" level = GND

 $<sup>^{(^{*}2)}\,</sup>I_{PFM}=Peak$  potential difference across  $R_{LX}\,/\,1\Omega$ 

<sup>(\*3)</sup> Designed value

 $<sup>^{(*4)}</sup>$  R<sub>LXP</sub> =  $(V_{LX} - V_{OUT}) / 200mA$ 

# XC9145 Series

# **■**ELECTRICAL CHARACTERISTICS

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT	
Current Limit	I <sub>LIM</sub>	V <sub>BAT</sub> =6.0V The peak current flowing through the	e coil	<e-7></e-7>	<e-8></e-8>	<e-9></e-9>	Α	1
Soft-Start Time	t <sub>SS</sub>	VBAT= VOUT(T)×0.6, VOUT=VOUT(T)× 0.9, After "H" level (V <sub>CEH</sub> ) is fed to CE pin, the time by when clocks are generated at Lx pin		0.3	0.8	2.0	ms	4
		V <sub>BAT</sub> =V <sub>OUT(T)</sub> ×0.6, V <sub>OUT</sub> =V <sub>OUT(T)</sub> ×0.9 V <sub>CE</sub> Voltage when Lx pin voltage	Ta=25°C	1.50	-	6.00		
CE "H" Voltage	$V_{CEH}$	changes from "H" level to starting oscillation(*1)	Ta=-40~105°C	1.50	-	6.00	V	4
		V <sub>BAT</sub> =V <sub>OUT(T)</sub> ×0.6,V <sub>OUT</sub> =V <sub>OUT(T)</sub> ×1.04 V <sub>CF</sub> Voltage when Input Pin	Ta=25°C	GND	-	0.30		
CE "L" Voltage	$V_{CEL}$	Current (Iq_bat) increases from 0µA up to 0.5µA	Ta=-40~105°C	GND	-	0.30	V	4
CE "H" Current	I <sub>CEH</sub>	$V_{BAT} = V_{OUT} = V_{Lx} = V_{CE} = 6.0V$		-	0.0	0.1	μΑ	2
CE "L" Current	I <sub>CEL</sub>	$V_{BAT}=V_{OUT}=V_{Lx}=6.0V, V_{CE}=0.0V$		-	0.0	0.1	μA	2

 $V_{\text{OUT}(T)} \hspace{1.5cm} : Target \ voltage$ 

Test Conditions : unless otherwise stated,  $V_{\text{CE}}$ =2.0V

 $<sup>(^{*1})</sup>$  "H" level =  $V_{BAT}/V_{OUT}$ , "L" level = GND

 $<sup>^{(^{*}2)}</sup>$   $I_{PFM}$  = Peak potential difference across  $R_{LX}\,/\,1\Omega$ 

<sup>(\*3)</sup> Designed value

 $<sup>^{(^\</sup>star4)}$   $R_{LXP} = \left(V_{LX} - V_{OUT}\right) / 200 mA$ 

# **■ELECTRICAL CHARACTERISTICS**


SPEC Table

SPEC. Table									
NOMINAL OUTPUT		V <sub>OUT_PFM</sub>			Vout_pwm			ILIM	
VOLTAGE	<e-1></e-1>	<e-2></e-2>	<e-3></e-3>	<e-4></e-4>	<e-5></e-5>	<e-6></e-6>	<e-7></e-7>	<e-8></e-8>	<e-9></e-9>
UNITS	V	V	V	٧	V	V	Α	Α	Α
$V_{OUT(T)}$	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
3.0	2.940	3.000	3.090	2.940	3.000	3.060	0.88	1.30	2.00
3.1	3.038	3.100	3.193	3.038	3.100	3.162	0.89	1.30	2.00
3.2	3.136	3.200	3.296	3.136	3.200	3.264	0.89	1.30	2.00
3.3	3.234	3.300	3.399	3.234	3.300	3.366	0.89	1.30	2.00
3.4	3.332	3.400	3.502	3.332	3.400	3.468	0.89	1.30	2.00
3.5	3.430	3.500	3.605	3.430	3.500	3.570	0.90	1.30	2.00
3.6	3.528	3.600	3.708	3.528	3.600	3.672	0.90	1.30	2.00
3.7	3.626	3.700	3.811	3.626	3.700	3.774	0.90	1.30	2.00
3.8	3.724	3.800	3.914	3.724	3.800	3.876	0.91	1.30	2.00
3.9	3.822	3.900	4.017	3.822	3.900	3.978	0.91	1.30	2.00
4.0	3.920	4.000	4.120	3.920	4.000	4.080	0.91	1.30	2.00
4.1	4.018	4.100	4.223	4.018	4.100	4.182	0.91	1.30	2.00
4.2	4.116	4.200	4.326	4.116	4.200	4.284	0.92	1.30	2.00
4.3	4.214	4.300	4.429	4.214	4.300	4.386	0.92	1.30	2.00
4.4	4.312	4.400	4.532	4.312	4.400	4.488	0.92	1.30	2.00
4.5	4.410	4.500	4.635	4.410	4.500	4.590	0.92	1.30	2.00
4.6	4.508	4.600	4.738	4.508	4.600	4.692	0.93	1.30	2.00
4.7	4.606	4.700	4.841	4.606	4.700	4.794	0.93	1.30	2.00
4.8	4.704	4.800	4.944	4.704	4.800	4.896	0.93	1.30	2.00
4.9	4.802	4.900	5.047	4.802	4.900	4.998	0.94	1.30	2.00
5.0	4.900	5.000	5.150	4.900	5.000	5.100	0.94	1.30	2.00
5.1	4.998	5.100	5.253	4.998	5.100	5.202	0.94	1.30	2.00
5.2	5.096	5.200	5.356	5.096	5.200	5.304	0.94	1.30	2.00
5.3	5.194	5.300	5.459	5.194	5.300	5.406	0.95	1.30	2.00
5.4	5.292	5.400	5.562	5.292	5.400	5.508	0.95	1.30	2.00
5.5	5.390	5.500	5.665	5.390	5.500	5.610	0.95	1.30	2.00


# TEST CIRCUITS

**%**External Components  $C_{\text{IN}}$ : 10 $\mu$ F (ceramic)  $C_{\text{L}}$ : 10 $\mu$ F x 2 (ceramic) L: 4.7 $\mu$ H


#### < Circuit No.1) >




< Circuit No. 3 >




< Circuit No.5 >




< Circuit No. 7 >




#### < Circuit No.2 >




#### < Circuit No.4 >



#### < Circuit No.6 >



# ■TYPICAL APPLICATION CIRCUIT / PARTS SELECTION GUIDE




#### [Typical Examples]

	CONDITIONS	MANUFACTURER	PRODUCT NUMBER	VALUE	SIZE(L×W×T)	
		Murata	DFE201612E-4R7M=P2	4.7µH	2.0x1.6x1.2mm	
		Taiyo Yuden	LSEUC2520KKT4R7M	4.7µH	2.5x2.0x1.0mm	
<b> </b> (*5)		TDK	TMS252012ALM-4R7MTAA	4.7µH	2.5x2.0x1.2mm	
L ( 3)	-	Murata	DFE252012F-4R7M=P2	4.7µH	2.5x2.0x1.2mm	
			Würth Elektronik	74438336047	4.7µH	3.0x3.0x2.0mm
				Coilcraft	XGL4030-472	4.7µH
C <sub>IN</sub> (*1,2)	$V_{OUT(T)} \leq 3.3V$	Murata	GRM188R61C106MA73	10μF/16V	1.6x0.8x0.8mm	
CIN ( 1,-/	$3.3V < V_{OUT(T)}$	Murata	GRM188R61C106MA73	10μF/16V x 2	1.6x0.8x0.8mm	
C <sub>L</sub> (*1,3,4)	-	Murata	GRM188R61C106MA73	10μF/16V x 2	1.6x0.8x0.8mm	

- (\*1) Some ceramic capacitors have an effective capacitance that is significantly lower than the nominal value due to the applied DC bias and ambient temperature. For the input / output capacitance of this IC, use an appropriate ceramic capacitor considering the DC bias conditions (ambient temperature, input / output voltage) so that the effective capacitance value is equal to or higher than the recommended component.
- (\*2) If using a large-capacity capacitor such as an electrolytic capacitor or tantalum capacitor as the input capacitor, place a low ESR ceramic capacitor in parallel. If a ceramic capacitor is not placed, high-frequency voltage fluctuations will increase and the IC may malfunction.
- (°3) If a tantalum or low ESR electrolytic capacitor is used for the C<sub>L</sub>, the ripple voltage will increase. When an electrolytic capacitor is used for the C<sub>L</sub>, connect a ceramic capacitor in parallel. In addition, when a large-capacity ceramic capacitor, tantalum, low ESR electrolytic capacitor, etc. are used for the C<sub>L</sub>, the output voltage may become unstable under heavy load.
- (\*4) If using a large-capacity capacitor as the output capacitor, it may not start during the soft start period, and the current limiting function may operate during startup.
- (\*5) Select an inductor with the saturation current (the DC superimposing characteristics) that is equal to or greater than the recommended component. Also, please use a shield type inductor to suppress noise leakage from the inductor.

The XC9145 series consists of a reference voltage source, ramp wave circuit, error amplifier, PFM control circuit, PWM comparator, phase compensation circuit, constant off-time generation circuit, N-channel driver FET, P-channel synchronous rectification switching FET and current limiter circuit.



The phase compensation circuit optimizes the frequency feature of the error amplifier and it also modulates the output signal from the ramp wave generator monitoring the switching current of Nch driver FET during the on period. This provides a stable feedback system even when using low ESR capacitors such as ceramic capacitors and stabilizes the output voltage.

<Driver configuration / Load disconnect control (parasitic diode control).>

The built-in driver FET is a P-channel FET on the high side and an N-channel FET on the low side.

There is a parasitic diode whose source is the cathode, and the drain is the anode in general P-channel FET.

The internal circuit controls the polarity of the parasitic diode of P-channel FET on the High Side of the XC9145 series.

This parasitic diode control circuit compares the input voltage and the output voltage then it will select higher side as the cathode of the parasitic diode. This action prevents current from flowing through the parasitic diode during active and standby mode.

#### <V<sub>DD</sub> MAX>

 $V_{DD}$  MAX circuit compares the input voltage and the output voltage then it will select the higher one as the power supply for the IC.

#### <Normal operation>

The error amplifier compares the internal reference voltage and output feedback voltage through R<sub>FB1</sub> and R<sub>FB2</sub>. The phase compensation is applied to the output signal of the error amplifier, and the signal is input to the PFM controller and PWM comparator.

The PFM controller and PWM comparator determine the on-time of the N-channel driver FETs as follows.

PFM controller : The time until the inductor current reaches the PFM current (I<sub>PFM</sub>) is used as the ON time

of the Nch driver FET.

PWM comparator : Compares the output signal of the error amplifier and the ramp wave, which determine

the ON time of the Nch driver FET.

In the PWM/PFM selection circuit, the on-time output by the PFM controller and PWM comparator is compared, and the pulse with the longer on-time is output.

In actual operation, when the output current is light load, it operates under PFM control.

PFM control keeps Low side Nch driver FET turning on until when the coil current reaches the PFM current (IPFM). As a result, PFM control makes the switching frequency lower for the light load current condition compared to PWM control.

This operation reduces the loss under light load and makes it possible to achieve high efficiency from light load to heavy load. As the output current increases, the switching frequency increases proportionally.

When the output current becomes larger, the peak current of the coil current becomes higher than I<sub>PFM</sub>, and the PFM control shifts to the PWM control.

In PWM control, the PWM comparator compares the output signal of the error amplifier with the ramp wave to determine the ontime of the Nch driver FET.

The off time (toff) is determined by the input voltage and output voltage and turns off the Nch driver FET for a certain period of time. The output voltage is stabilized by performing these controls continuously.


The off time is set as follows.

$$toff = (V_{IN} / V_{OUT}) \times 833ns$$


In PWM control, it operates in continuous mode.

Since the off time is constant in continuous mode, the ideal oscillation frequency can be calculated by the following equation. However, in reality, the oscillation frequency deviates from the following equation due to the influence of on-resistance and loss of the driver FET.

$$f_{OSC} = (V_{IN} / V_{OUT}) \times (1 / t_{OFF})$$



Example of light load operation (PFM control)




Example of heavy load operation(PWM control)

#### <Normal operation>

The average output voltage  $V_{\text{OUT}}$  in actual operation depends on  $V_{\text{OUT\_PFM}}$  and  $V_{\text{OUT\_PWM}}$  and the ripple voltage. It can be calculated as follows.

Therefore, if the ripple voltage fluctuates due to the influence of input voltage, output voltage, peripheral parts, etc., the average value of the output voltage will fluctuate.

PFM control :  $V_{OUT} = V_{OUT\_PFM} + Ripple Voltage x 1/2$ PWM control :  $V_{OUT} = V_{OUT\_PWM} + Ripple Voltage x 1/2$ 



Example of output voltage operation waveform

#### $V_{\text{OUT}(T)} < V_{\text{BAT}}$

When the input voltage is higher than the set output voltage  $(V_{OUT(T)} < V_{BAT})$ , the Pch synchronous rectifier switch FET is turned on. The output voltage can be calculated by the input voltage minus the voltage drop which is based on the on-resistance of the Pch synchronous rectifier switch FET and the output current.

The current consumption is 6.5µA (TYP.).

#### <CE function / load disconnection function>

When a "H" voltage (V<sub>CEH</sub>) is input to the CE pin, the output voltage is raised by the start-up mode, and then normal operation starts.

When a "L" voltage ( $V_{CEL}$ ) is input to the CE pin, the IC enters the standby mode, and the current consumption is reduced to the standby current I<sub>STB</sub> (TYP.  $0.0\mu$ A), and the Nch driver FET and Pch synchronous rectifier switch FET are turned off.

The load disconnection function operates in the standby mode. The load disconnection function compares the input voltage  $V_{\text{BAT}}$  and the output voltage  $V_{\text{OUT}}$ , and optimally controls the polarity of the parasitic diode for the Pch synchronous rectifier switch FET. This control prevents the current from flowing into the parasitic diode of the Pch synchronous rectifier switch FET and cuts off

the connection between the Lx and  $V_{\text{OUT}}$ ,

#### <Startup Mode / Soft Start>

This function gradually boosts the V<sub>OUT</sub> voltage from standby voltage to suppress the inrush current. When the "H" voltage is input to the CE pin and the IC is changed from the standby state to the active state, the start mode is started.

The detailed operation of the startup mode is as follows.

#### $\bigcirc V_{OUT} \leq V_{BAT}$


The current is supplied to the output side via Pch synchronous switching FET. Since the Pch synchronous switching FET supplies current to the output side while the current is limited, the V<sub>OUT</sub> is gradually increased to V<sub>BAT</sub>.

#### ② $V_{OUT} < V_{OUT(T)} \times 0.9$

After the  $V_{OUT}$  voltage reaches to  $V_{BAT}$ , the internal reference voltage of the IC is raised slowly. When the FB voltage, which is the voltage divided by the  $V_{OUT}$  voltage with  $R_{FB1}$  and  $R_{FB2}$ , becomes lower than the internal reference voltage of the IC, the switching operation starts. The slope of the  $V_{OUT}$  voltage rise is proportional to the slope of the internal reference voltage of the IC.

#### 3 Normal operation

When the  $V_{OUT}$  voltage reaches  $V_{OUT(T)} \times 0.9$ , the start-up mode is terminated, and the device shifts to normal operation. However, under the condition of heavy load and large output capacitance, it may not be able to rise to  $V_{OUT(T)} \times 0.9$  within the start-up period of the reference voltage. In this case, even if the  $V_{OUT}$  voltage is not reached to  $V_{OUT(T)} \times 0.9$ , the IC will shift from the start-up mode to normal operation after the completion of the start-up of the reference voltage.




Example of startup mode operation waveform

#### <Current Limit function>

The current limit function of this IC monitors the current flowing in the Nch driver (=coil current) for each switching cycle, and when the current flowing through the Nch driver FET reached the current limit value I<sub>LIM</sub> (TYP. 1.3A), it will be in the overcurrent detection state.

The overcurrent detection status and the operation after the overcurrent detection are as follows.

- ①If the current flowing in the Nch driver FET reaches the current limit value I<sub>LIM</sub>, it will be in the overcurrent detection state. The internal circuit turns off Nch driver FET and it also lowers the output signal of the error amplifier.
- ②By lowering the output signal of the error amplifier, the Nch driver FET remains to turn off. The coil current keeps low level until the off time (toff) has elapsed, the output signal of the error amplifier goes up and the boost operation resumes.
- 3When the output signal of the error amplifier goes up, the boost operation is restarted, and the current flowing in the Nch driver FET reaches the current limit value again, the Nch driver FET is turned off again and the output signal of the error amplifier is lowered.
- (4) If overcurrent state continues, (1) to (3) are repeated.



Example of current limiting operation waveform

### ■NOTES ON USE

- 1) For the phenomenon of temporal and transitional voltage decrease or voltage increase, the IC may be damaged or deteriorated if IC is used beyond the absolute maximum ratings.
  - Also, if used under out of the recommended operating range, the IC may not operate normally or may cause deterioration.
- 2) Spike noise and ripple voltage arise in a switching regulator as with a DC/DC converter. These are greatly influenced by external component selection, such as the coil inductance, capacitance values, and board layout of external components. Once the design has been completed, verification with actual components should be done.
- 3) The DC/DC converter performance is greatly influenced by not only the ICs' characteristics, but also by those of the external components. Care must be taken when selecting the external components. Especially for capacitor, it is strongly recommended to use an appropriate capacitor according to the DC bias characteristics and temperature characteristics so that the effective capacitance value is equal to or greater than the recommended components under the actual usage conditions.
- 4) This IC is equipped with a control circuit that suppresses ringing of the Lx terminal voltage in discontinuous conduction mode to reduce conduction noise and radiation noise.
  - However, if the input voltage is 1V or less, the circuit that suppresses the ringing of the Lx terminal voltage may not operate and the ringing of the Lx terminal voltage may increase.
  - When using under these conditions, please make sure that there is no malfunction due to noise before using.
- 5) During PFM operation, when the operation state shifts from the boost operation to the condition of V<sub>OUT(T)</sub> <V<sub>BAT</sub> where the boost operation is forcibly stopped and the Pch synchronous rectifier switch FET is continuously on, the operation may not shift smoothly and the output ripple voltage may increase to 500mV or more.
  - When used under these conditions, in order to transit the operation mode smoothly, please use ceramic capacitor as the output capacitor whose effective capacity is equivalent to "GRM188R61C106MA73" x3 or more.
- 6) When the voltage difference between the input voltage and the target output voltage is 0.3V or lower, the output ripple voltage increases.
  - Under this condition, if the lower output ripple voltage is required, use a ceramic capacitor which has the effective capacity of "GRM188R61C106MA73" x 3 or more as the output capacitor. In case when more lower output ripple voltage is required, take measures by increasing the output capacitance value.
- 7) Depending on the propagation delay time of the current limit circuit, a coil current exceeding the limit current value I<sub>LIM</sub> may flow.
- 8) Under the following conditions, the current limit function may not operate.

#### The boost ratio is small

When the boost ratio is small, the required duty is low and the on-time of the Nch driver FET on the low side is short. If this on-time is shorter than the propagation delay of the current limit circuit, the current limit function may not operate.

#### The boost ratio is high

When the boost ratio is high, the coil current may be limited below the current limit value due to the maximum duty ratio, on resistance, and DCR of the coil, and the current limit function may not operate.

- 9) The current limit function is a function that limits the current flowing through the Nch driver FET, and does not limit the current flowing through the Pch synchronous switching FET.
  - Therefore, an overcurrent may flow in the parasitic diode of the Pch synchronous switching FET and the Pch synchronous switching FET, and the IC may be destroyed.
  - In particular, it is highly possible that the IC will be destroyed in an overloaded or short-circuited state, so it is recommended to protect the IC from overcurrent by using peripheral circuits.

### **■**NOTES ON USE

10) If a power supply voltage is applied to the output from the outside, the IC may be damaged. Refer to the table below for whether or not an external voltage can be applied to the output under each operating condition.

Cond	dition	Availability of applied voltage at Vout pin		
V <sub>BAT</sub>	CE	(Condition : V <sub>OUT(T)</sub> < Applied voltage)		
V < 0 GEV	L	Unusable		
V <sub>BAT</sub> < 0.65V	Н	Offusable		
0.65V≦V <sub>BAT</sub> <v<sub>OUT(T)</v<sub>	L	Available		
0.03 V ≅ VBAT < VOUT(T)	Н	Available		
	L	Unusable		
$V_{OUT(T)} \leq V_{BAT}$	Н	Unusable		
	11	(Reverse Flow toward the input)		

- 11) Torex places an importance on improving our products and their reliability. We request that users incorporate fail safe designs and post aging protection treatment when using Torex products in their systems.
- 12) Note on mounting (WLP-6-05)
  - (a) Mount pad design should be optimized for user's conditions.
  - (b) Sn-AG-Cu is used for the package terminals. If eutectic solder is used, mounting reliability is decreased. Please do not use eutectic solder paste.
  - (c) When underfill agent is used to increase interfacial bonding strength, please take enough evaluation for selection. Some underfill materials and applied conditions may decrease bonding reliability.
  - (d) The IC has exposed surface of silicon material in the top marking face and sides so that it is weak against mechanical damages. Please take care of handling to avoid cracks and breaks.
  - (e) The IC has exposed surface of silicon material in the top marking face and sides. Please use the IC with keeping the circuit open (avoiding short-circuit from the out).
  - (f) Semi-transparent resin is coated on the circuit face of the package. Please be noted that the usage under strong lights may affects device performance.

### ■NOTES ON USE

Instructions of pattern layouts

Especially noted in the pattern layout are as follows.

Please refer to the reference pattern layout on the next page.

- (a) Wire the large current line using thick, short connecting traces.
  - This makes it possible to reduce the wire impedance, which is expected to reduce noise and improve heat dissipation. If the wire impedance of the large current line is large, it may cause noise or the IC may not operate normally.
- (b) Place the input capacitance C<sub>IN</sub>, output capacitance C<sub>L</sub>, inductor L and IC which the large current flows on the same surface. If they are placed on both sides, a large current will flow through Via, which has high impedance, it may cause noise and the IC may not operate normally.
- (c) Please populate each external component as close to the IC as possible.

Especially place the output capacitance  $C_L$  near the IC and connect it with as low impedance as possible.


If the output capacity C<sub>L</sub> and IC are too far apart, it may cause noise or the IC may not operate normally.

# XC9145 Series


### <Pattern layout>

### SOT-25

Layer 1




Layer 3




USP-6C


Layer 1




Layer 3




Layer 2




Layer 4



Layer 2




Layer 4




# WLP-6-05


Layer 1




Layer 3



Layer 2




Layer 4




#### (1) Efficiency vs. Output Current

 $V_{OUT(T)}=3.3V$ 




 $V_{OUT(T)}$ =5.0V




#### (2) Output Voltage vs. Output Current

 $V_{OUT(T)}=3.3V$ 




V<sub>OUT(T)</sub>=5.0V




### (3) Ripple Voltage vs. Output Current


 $V_{OUT(T)}=3.3V$ 




 $V_{OUT(T)}$ =5.0V




(4) Output Voltage vs. Ambient Temperature







(5) Quiescent Current vs. Output Voltage

(6) Input Pin Qulescent Current vs. Output Voltage







(7) Stand-by Current vs. Ambient Temperature




(8) Lx SW "Pch" ON Resistance vs. Ambient Temperature (9) Lx SW "Nch" ON Resistance vs. Output Voltage XC9145BxxCER-G XC9145BxxCER-G






(10) CE "H" Voltage vs. Ambient Temperature


(11) CE "L" Voltage vs. Ambient Temperature







(12) Lx SW "H" Leakage Current vs. Ambient temperture


(13) Lx SW "L" Leakage Current vs. Ambient temperture






(14) Oscillation Frequency vs. Ambient temperture







(15) Soft-Start Time vs. Ambient temperature




(16) PFM Switching Current vs. Input Voltage






(17) Operation Start Voltage vs. Ambient temperture


(18) Operation Hold Voltage vs. Ambient temperture






(19) Current Limit vs. Ambient temperture


 $V_{OUT(T)}=3.3V$ 










(20) Max Output Current vs. Input Voltage




(21) Start-up Operation













(22) Load Transient Response









# ■ PACKAGING INFORMATION


For the latest package information go to,  $\underline{\text{www.torexsemi.com/technical-support/packages}}$ 

PACKAGE	OUTLINE / LAND PATTERN	THERMAL CHARACTERISTICS
SOT-25	SOT-25 PKG	SOT-25 Power Dissipation
USP-6C	USP-6C PKG	USP-6C Power Dissipation
WLP-6-05	WLP-6-05 PKG	WLP-6-05 Power Dissipation


# XC9145 Series

# ■MARKING RULE


SOT-25(with Under dot mark 1)



USP-6C(with underline mark1)



WLP-6-05



1) represents product series

⁻.			
	MARK	PACKAGE	PRODUCT SERIES
	Α	SOT-25	XC9145****M*-G
	В	USP-6C	XC9145****E*-G
	В	WLP-6-05	XC9145****0*-G

2)represents output voltage and type

MARK	TYPE	Oscillation Frequency	PRODUCT SERIES		
0	В	1.2MHz	XC9145B**C**-G		

3 represents output voltage

MARK	OUTPUT VOLTAGE	MARK	OUTPUT VOLTAGE	MARK	OUTPUT VOLTAGE	MARK	OUTPUT VOLTAGE
	(V)		(V)		(V)		(V)
0	3.0	7	3.7	Е	4.4	Р	5.1
1	3.1	8	3.8	F	4.5	R	5.2
2	3.2	9	3.9	Н	4.6	S	5.3
3	3.3	Α	4.0	K	4.7	Т	5.4
4	3.4	В	4.1	L	4.8	U	5.5
5	3.5	С	4.2	М	4.9		
6	3.6	D	4.3	N	5.0		

4), 5) represents production lot number

01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ in order.

(G, I, J, O, Q, W excluded. No character inversion used.)

- 1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
- Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
- 4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
- 5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
- 6. Our products are not designed to be Radiation-resistant.
- 7. We assume no responsibility for damage or loss due to abnormal use.
- 8. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.