

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer





74VHC374 Octal D-Type Flip-Flop with 3-STATE Outputs

Features

- High Speed: t_{PD} = 5.4ns (typ) at V_{CC} = 5V
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Power down protection is provided on all inputs
- Low power dissipation: $I_{CC} = 4\mu A \text{ (Max)} @ T_A = 25^{\circ}C$
- Pin and function compatible with 74HC374

General Description

The VHC374 is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input (\overline{OE}) . When the \overline{OE} input is HIGH, the eight outputs are in a HIGH impedance state.


An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Ordering Information

| Order Number | Package Number | Package Description |
|-----------------|-------------------|---|
| 74VHC374M | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74VHC374SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74VHC374MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.


Connection Diagram



Pin Descriptions

| Pin Names | Description |
|--------------------------------|-----------------------------|
| D ₀ –D ₇ | Data Inputs |
| СР | Clock Pulse Input |
| ŌĒ | 3-STATE Output Enable Input |
| O ₀ -O ₇ | 3-STATE Outputs |

Logic Symbol



Functional Description

The VHC374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Truth Table

| | Outputs | | |
|----------------|---------|----|----------------|
| D _n | СР | ŌĒ | O _n |
| Н | <i></i> | L | Н |
| L | <i></i> | L | L |
| Х | Х | Н | Z |

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

✓ = LOW-to-HIGH Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
|------------------|--|---------------------------------|
| V _{CC} | Supply Voltage | -0.5V to +7.0V |
| V _{IN} | DC Input Voltage | -0.5V to +7.0V |
| V _{OUT} | DC Output Voltage | -0.5V to V _{CC} + 0.5V |
| I _{IK} | Input Diode Current | –20mA |
| I _{OK} | Output Diode Current | ±20mA |
| I _{OUT} | DC Output Current | ±25mA |
| I _{CC} | DC V _{CC} /GND Current | ±75mA |
| T _{STG} | Storage Temperature | –65°C to +150°C |
| T _L | Lead Temperature (Soldering, 10 seconds) | 260°C |

Recommended Operating Conditions⁽¹⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
|---------------------------------|---------------------------|-----------------------|
| V _{CC} | Supply Voltage | 2.0V to +5.5V |
| V _{IN} | Input Voltage | 0V to +5.5V |
| V _{OUT} | Output Voltage | 0V to V _{CC} |
| T _{OPR} | Operating Temperature | -40°C to +85°C |
| t _r , t _f | Input Rise and Fall Time, | |
| | $V_{CC} = 3.3V \pm 0.3V$ | 0ns/V ~ 100ns/V |
| | $V_{CC} = 5.0V \pm 0.5V$ | 0ns/V ~ 20ns/V |

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| | | | | | T _A = | | | | | |
|-------------------|--|--|--|--|------------------|------|-----------------------|---------|-----------------------|-------|
| | | | | | | 25°C | | -40°C t | o +85°C | |
| Symbol | Parameter | V _{CC} (V) | (V) Conditions | | Min. | Тур. | Max. | Min. | Max. | Units |
| V _{IH} | HIGH Level | 2.0 | | | 1.50 | | | 1.50 | | V |
| Input Voltage | 3.0–5.5 | | | 0.7 x V _{CC} | | | 0.7 x V _{CC} | | | |
| V _{IL} | LOW Level Input | 2.0 | | | | | 0.50 | | 0.50 | V |
| | Voltage | 3.0-5.5 | | | | | 0.3 x V _{CC} | | 0.3 x V _{CC} | |
| V _{OH} | HIGH Level | H Level 2.0 $V_{IN} = V_{IH} \mid I_{OH} = V_{IH} $ | | $I_{OH} = -50\mu A$ | 1.9 | 2.0 | | 1.9 | | V |
| Output Voltage | Output | 3.0 | or V _{IL} | | 2.9 | 3.0 | | 2.9 | | |
| | voltage | 4.5 | | | 4.4 | 4.5 | | 4.4 | | |
| | | 3.0 | | $I_{OH} = -4mA$ | 2.58 | | | 2.48 | | |
| | | 4.5 | | $I_{OH} = -8mA$ | 3.94 | | | 3.80 | | |
| V _{OL} | LOW Level Output Voltage | 2.0 | $V_{IN} = V_{IH}$ | $I_{OL} = 50\mu A$ | | 0.0 | 0.1 | | 0.1 | V |
| | | 3.0 | or V _{IL} | | | 0.0 | 0.1 | | 0.1 | |
| | | 4.5 | | | | 0.0 | 0.1 | | 0.1 | |
| | | 3.0 | | I _{OL} = 4mA | | | 0.36 | | 0.44 | |
| | | 4.5 | | I _{OL} = 8mA | | | 0.36 | | 0.44 | |
| I _{OZ} | 3-STATE Output Off-State Current | 5.5 | $V_{IN} = V_{IH}$ $V_{OUT} = V_{OUT}$ | or V _{IL} ; _{CC} or GND | | | ±0.25 | | ±2.5 | μΑ |
| I _{IN} | Input Leakage Current | 0–5.5 | V _{IN} = 5.5\ | V _{IN} = 5.5V or GND | | | ±0.1 | | ±1.0 | μΑ |
| I _{CC} | Quiescent Supply Current | 5.5 | $V_{IN} = V_{CC}$ | or GND | | | 4.0 | | 40.0 | μΑ |

Noise Characteristics

| | | | | $T_A = 25^{\circ}C$ | | |
|---------------------------------|---|---------------------|-----------------------|---------------------|--------|-------|
| Symbol | Parameter | V _{CC} (V) | Conditions | Тур. | Limits | Units |
| V _{OLP} ⁽²⁾ | Quiet Output Maximum Dynamic V _{OL} | 5.0 | C _L = 50pF | 0.6 | 0.9 | V |
| V _{OLV} ⁽²⁾ | Quiet Output Minimum Dynamic V _{OL} | 5.0 | C _L = 50pF | -0.6 | -0.9 | V |
| V _{IHD} ⁽²⁾ | Minimum HIGH Level Dynamic Input Voltage | 5.0 | C _L = 50pF | | 3.5 | V |
| V _{ILD} ⁽²⁾ | Maximum LOW Level Dynamic Input Voltage | 5.0 | C _L = 50pF | | 1.5 | V |

Note:

2. Parameter guaranteed by design.

AC Electrical Characteristics

| | | | | | Т | ' _A = 25° | С | T _A = - | | |
|-------------------------------------|----------------------------------|---------------------|------------------------|-----------------------|------|----------------------|------|--------------------|------|-------|
| Symbol | Parameter | V _{CC} (V) | Cond | itions | Min. | Тур. | Max. | Min. | Max. | Units |
| t _{PLH} , t _{PHL} | Propagation Delay | 3.3 ± 0.3 | | C _L = 15pF | | 8.1 | 12.7 | 1.0 | 15.0 | ns |
| | Time (CP to O _n) | | | $C_L = 50pF$ | | 10.6 | 16.2 | 1.0 | 18.5 | |
| | | 5.0 ± 0.5 | | C _L = 15pF | | 5.4 | 8.1 | 1.0 | 9.5 | ns |
| | | | | $C_L = 50pF$ | | 6.9 | 10.1 | 1.0 | 11.5 | |
| t _{PZL} , t _{PZH} | 3-STATE Output | 3.3 ± 0.3 | $R_L = 1k\Omega$ | C _L = 15pF | | 7.1 | 11.0 | 1.0 | 13.0 | ns |
| | Enable Time | | | $C_L = 50pF$ | | 9.6 | 14.5 | 1.0 | 16.5 | |
| | | 5.0 ± 0.5 | | $C_L = 15pF$ | | 5.1 | 7.6 | 1.0 | 9.0 | ns |
| | | | | $C_L = 50pF$ | | 6.6 | 9.6 | 1.0 | 11.0 | |
| t _{PLZ} , t _{PHZ} | 3-STATE Output | 3.3 ± 0.3 | $R_L = 1k\Omega$ | $C_L = 50pF$ | | 10.2 | 14.0 | 1.0 | 16.0 | ns |
| | Disable Time | 5.0 ± 0.5 | | $C_L = 50pF$ | | 6.1 | 8.8 | 1.0 | 10.0 | |
| t _{OSLH} , | Output to Output | 3.3 ± 0.3 | (3) | $C_L = 50pF$ | | | 1.5 | | 1.5 | ns |
| toshl | Skew | 5.0 ± 0.5 | | $C_L = 50pF$ | | | 1.0 | | 1.0 | |
| f _{MAX} | Maximum Clock | 3.3 ± 0.3 | | C _L = 15pF | 80 | 130 | | 70 | | MHz |
| | Frequency | | | $C_L = 50pF$ | 55 | 85 | | 50 | | |
| | | 5.0 ± 0.5 | | C _L = 15pF | 130 | 185 | | 110 | | |
| | | | | $C_L = 50pF$ | 85 | 120 | | 75 | | |
| C _{IN} | Input Capacitance | | V _{CC} = Oper | i | | 4 | 10 | | 10 | pF |
| C _{OUT} | Output Capacitance | | $V_{CC} = 5.0V$ | | | 6 | | | | pF |
| C _{PD} | Power Dissipation Capacitance | | (4) | | | 32 | | | | pF |

Notes:


- 3. Parameter guaranteed by design. $t_{OSLH} = |t_{PLH\;max} t_{PLH\;min}|; \ t_{OSHL} = |t_{PHL\;max} t_{PHL\;min}|$
- 4. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12n.


AC Operating Requirements

| | | | $T_A = 25^{\circ}C$ | | $T_A = -40$ °C to +85°C | | | |
|------------------|---------------------|---------------------|---------------------|------|-------------------------|------|------|-------|
| Symbol | Parameter | V _{CC} (V) | Min. | Тур. | Max. | Min. | Max. | Units |
| $t_W(H), t_W(L)$ | Minimum Pulse Width | 3.3 ± 0.3 | 5.0 | | | 5.5 | | ns |
| | (CP) | 5.0 ± 0.5 | 5.0 | | | 5.0 | | |
| t _S | Minimum Set-Up Time | 3.3 ± 0.3 | 4.5 | | | 4.5 | | ns |
| | | 5.0 ± 0.5 | 3.0 | | | 3.0 | | |
| t _H | Minimum Hold Time | 3.3 ± 0.3 | 2.0 | | | 2.0 | | ns |
| | | 5.0 ± 0.5 | 2.0 | | | 2.0 | | |

Physical Dimensions

Dimensions are in inches (millimeters) unless otherwise noted.








Figure 2. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B

Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted.




Figure 3. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D





Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative