

2M x 8 HIGH-SPEED LOW POWER CMOS STATIC RAM

August 2016

FEATURES

- High-speed access times:
25, 35 ns
- High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single power supply
 - V_{DD} 1.65V to 2.2V (IS62WV20488ALL)
speed = 35ns for V_{cc} = 1.65V to 2.2V
 - V_{DD} 2.4V to 3.6V (IS62WV20488BLL)
speed = 25ns for V_{cc} = 2.4V to 3.6V
- Packages available:
 - 48-ball miniBGA (9mm x 11mm)
 - 44-pin TSOP (Type II)
- Industrial Temperature Support
- Lead-free available

DESCRIPTION


The *ISSI* IS62WV20488ALL/BLL is a high-speed, low power, 2M-word by 8-bit CMOS static RAM. The IS62WV20488ALL/BLL is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When $\overline{CS1}$ is HIGH (deselected) or when CS2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

The IS62WV20488ALL/BLL operates from a single power supply and all inputs are TTL-compatible.

The IS62WV20488ALL/BLL is available in 48 ball mini BGA and 44-pin TSOP (Type II) packages.


FUNCTIONAL BLOCK DIAGRAM




Copyright © 2016 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PIN CONFIGURATION

48-pin Mini BGA (M) (9mm x 11mm)



44-pin TSOP (Type II)



PIN DESCRIPTIONS

| | |
|-----------|---------------------|
| A0-A20 | Address Inputs |
| CS1, CS2 | Chip Enable Input |
| OE | Output Enable Input |
| WE | Write Enable Input |
| I/O0-I/O7 | Data Input / Output |
| VDD | Power |
| GND | Ground |
| NC | No Connection |

TRUTH TABLE

| Mode | \overline{WE} | $\overline{CS1}$ | CS2 | \overline{OE} | I/O Operation | V _{DD} Current |
|------------------------------|-----------------|------------------|-----|-----------------|------------------|-------------------------------------|
| Not Selected (Power-down) | X | H | X | X | High-Z | I _{SB1} , I _{SB2} |
| Output Disabled | H | L | H | H | High-Z | I _{CC} |
| Read | H | L | H | L | D _{OUT} | I _{CC} |
| Write | L | L | H | X | D _{IN} | I _{CC} |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|-------------------|--------------------------------------|-------------------------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND | -0.5 to V _{DD} + 0.5 | V |
| V _{DD} | V _{DD} Relates to GND | -0.3 to 4.0 | V |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| P _T | Power Dissipation | 1.0 | W |

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

| Symbol | Parameter | Conditions | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 6 | pF |
| C _{I/O} | Input/Output Capacitance | V _{OUT} = 0V | 8 | pF |

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

OPERATING RANGE (V_{DD}) (IS62WV20488ALL)

| Range | Ambient Temperature | V _{DD} (35 ns) |
|------------|---------------------|-------------------------|
| Commercial | 0°C to +70°C | 1.65V-2.2V |
| Industrial | -40°C to +85°C | 1.65V-2.2V |

OPERATING RANGE (V_{DD}) (IS62WV20488BLL)⁽¹⁾

| Range | Ambient Temperature | V _{DD} (25 ns) |
|------------|---------------------|-------------------------|
| Commercial | 0°C to +70°C | 2.4V-3.6V |
| Industrial | -40°C to +85°C | 2.4V-3.6V |

Note:

1. When operated in the range of 2.4V-3.6V, the device meets 25ns. When operated in the range of 3.3V ± 5%, the device meets 15ns.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V-3.6V$

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|----------|----------------------------------|---|------|----------------|---------|
| V_{OH} | Output HIGH Voltage | $V_{DD} = \text{Min.}, I_{OH} = -1.0 \text{ mA}$ | 1.8 | — | V |
| V_{OL} | Output LOW Voltage | $V_{DD} = \text{Min.}, I_{OL} = 1.0 \text{ mA}$ | — | 0.4 | V |
| V_{IH} | Input HIGH Voltage | | 2.0 | $V_{DD} + 0.3$ | V |
| V_{IL} | Input LOW Voltage ⁽¹⁾ | | -0.3 | 0.8 | V |
| I_{LI} | Input Leakage | $GND \leq V_{IN} \leq V_{DD}$ | -1 | 1 | μA |
| I_{LO} | Output Leakage | $GND \leq V_{OUT} \leq V_{DD}$, Outputs Disabled | -1 | 1 | μA |

Note:

- $V_{IL} (\text{min.}) = -0.3V \text{ DC}; V_{IL} (\text{min.}) = -2.0V \text{ AC}$ (pulse width 2.0 ns). Not 100% tested.
 $V_{IH} (\text{max.}) = V_{DD} + 0.3V \text{ DC}; V_{IH} (\text{max.}) = V_{DD} + 2.0V \text{ AC}$ (pulse width 2.0 ns). Not 100% tested.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 1.65V-2.2V$

| Symbol | Parameter | Test Conditions | V_{DD} | Min. | Max. | Unit |
|----------------|---------------------|---|-----------|------|----------------|---------|
| V_{OH} | Output HIGH Voltage | $I_{OH} = -0.1 \text{ mA}$ | 1.65-2.2V | 1.4 | — | V |
| V_{OL} | Output LOW Voltage | $I_{OL} = 0.1 \text{ mA}$ | 1.65-2.2V | — | 0.2 | V |
| V_{IH} | Input HIGH Voltage | | 1.65-2.2V | 1.4 | $V_{DD} + 0.2$ | V |
| $V_{IL}^{(1)}$ | Input LOW Voltage | | 1.65-2.2V | -0.2 | 0.4 | V |
| I_{LI} | Input Leakage | $GND \leq V_{IN} \leq V_{DD}$ | | -1 | 1 | μA |
| I_{LO} | Output Leakage | $GND \leq V_{OUT} \leq V_{DD}$, Outputs Disabled | | -1 | 1 | μA |

Note:

- $V_{IL} (\text{min.}) = -0.3V \text{ DC}; V_{IL} (\text{min.}) = -2.0V \text{ AC}$ (pulse width 2.0 ns). Not 100% tested.
 $V_{IH} (\text{max.}) = V_{DD} + 0.3V \text{ DC}; V_{IH} (\text{max.}) = V_{DD} + 2.0V \text{ AC}$ (pulse width 2.0 ns). Not 100% tested.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | Test Conditions | | -25 | | -35 | | Unit |
|------------------|--|--|-----------------------------|------|------------|------|------------|------|
| | | | | Min. | Max. | Min. | Max. | |
| I _{CC} | V _{DD} Dynamic Operating Supply Current | V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX} | Com. | — | 25 | — | 20 | mA |
| | | | Ind. typ. ⁽²⁾ | — | 30 20 | — | 25 17 | |
| I _{CC1} | Operating Supply Current | V _{DD} = Max., I _{OUT} = 0 mA, f = 0 | Com. | — | 10 | — | 10 | mA |
| | | | Ind. | — | 15 | — | 15 | |
| I _{SB1} | TTL Standby Current (TTL Inputs) | V _{DD} = Max., V _{IN} = V _{IH} or V _{IL} CS1 ≥ V _{IH} , f = 0, CS2 = V _{IL} | Com. | — | 5 | — | 5 | mA |
| | | | Ind. | — | 6 | — | 6 | |
| I _{SB2} | CMOS Standby Current (CMOS Inputs) | V _{DD} = Max., CS1 ≥ V _{DD} - 0.2V, CS2 ≤ 0.2V, V _{IN} ≥ V _{DD} - 0.2V, or V _{IN} ≤ 0.2V, f = 0 | Com. | — | 1.5 | — | 1.5 | mA |
| | | | Ind. typ. ⁽²⁾ | — | 1.5 0.8 | — | 1.5 0.5 | |

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
2. Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

AC TEST CONDITIONS (LOW POWER)

| Parameter | Unit (2.4V-3.6V) | Unit (1.65V-2.2V) |
|---|-----------------------|-----------------------|
| Input Pulse Level | 0.4V to $V_{DD}-0.3V$ | 0.4V to $V_{DD}-0.2V$ |
| Input Rise and Fall Times | 1.5ns | 1.5ns |
| Input and Output Timing and Reference Level (V_{Ref}) | $V_{DD}/2$ | $V_{DD}/2$ |
| Output Load | See Figures 1 and 2 | See Figures 1 and 2 |

AC TEST LOADS




Figure 1




Figure 2

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


| Symbol | Parameter | 25ns | | 35ns | | Unit |
|--|--------------------------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 25 | — | 35 | — | ns |
| t _{AA} | Address Access Time | — | 25 | — | 35 | ns |
| t _{OHA} | Output Hold Time | 4 | — | 4 | — | ns |
| t _{ACS1} /t _{ACS2} | CS1/CS2 Access Time | — | 25 | — | 35 | ns |
| t _{DOE} | OE Access Time | — | 12 | — | 15 | ns |
| t _{HZOE⁽²⁾} | OE to High-Z Output | — | 8 | — | 10 | ns |
| t _{LZOE⁽²⁾} | OE to Low-Z Output | 5 | — | 5 | — | ns |
| t _{HZCS1} /t _{HZCS2⁽²⁾} | CS1/CS2 to High-Z Output | 0 | 8 | 0 | 10 | ns |
| t _{LZCS1} /t _{LZCS2⁽²⁾} | CS1/CS2 to Low-Z Output | 10 | — | 10 | — | ns |

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to V_{DD}-0.2V/0.4V to V_{DD}-0.3V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CS1} = \overline{OE} = V_{IL}$, $CS2 = \overline{WE} = V_{IH}$)



AC WAVEFORMS

READ CYCLE NO. 2^(1,3) ($\overline{CS1}$, $CS2$, \overline{OE} Controlled)



Notes:

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , $\overline{CS1} = V_{IL}$. $CS2 = \overline{WE} = V_{IH}$.
3. Address is valid prior to or coincident with $\overline{CS1}$ LOW and $CS2$ HIGH transition.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


| Symbol | Parameter | 25 ns | | 35 ns | | Unit |
|--------------------------------------|---------------------------------|-------|------|-------|------|------|
| | | Min. | Max. | Min. | Max. | |
| t _{WC} | Write Cycle Time | 25 | — | 35 | — | ns |
| t _{SCS1} /t _{SCS2} | CS1/CS2 to Write End | 18 | — | 25 | — | ns |
| t _{AW} | Address Setup Time to Write End | 15 | — | 25 | — | ns |
| t _{HA} | Address Hold from Write End | 0 | — | 0 | — | ns |
| t _{SA} | Address Setup Time | 0 | — | 0 | — | ns |
| t _{PWE} ⁽⁴⁾ | WE Pulse Width | 18 | — | 30 | — | ns |
| t _{SD} | Data Setup to Write End | 12 | — | 15 | — | ns |
| t _{HD} | Data Hold from Write End | 0 | — | 0 | — | ns |
| t _{HZWE} ⁽³⁾ | WE LOW to High-Z Output | — | 12 | — | 20 | ns |
| t _{LZWE} ⁽³⁾ | WE HIGH to Low-Z Output | 5 | — | 5 | — | ns |

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to V_{DD}-0.2V/0.4V to V_{DD}-0.3V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
4. t_{PWE} > t_{HZWE} + t_{SD} when \overline{OE} is LOW.


AC WAVEFORMS

WRITE CYCLE NO. 1 ($\overline{CS1}$ /CS2 Controlled, \overline{OE} = HIGH or LOW)




AC WAVEFORMS

WRITE CYCLE NO. 2 (\overline{WE} Controlled: \overline{OE} is HIGH During Write Cycle)



WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)




DATA RETENTION SWITCHING CHARACTERISTICS

| Symbol | Parameter | Test Condition | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|------------------|------------------------------------|--|-----------------|---------------------|------|------|
| V _{DR} | V _{CC} for Data Retention | See Data Retention Waveform | 1.2 | | 3.6 | V |
| I _{DR} | Data Retention Current | V _{CC} = 1.2V, CS1/CS2 ≥ V _{CC} - 0.2V | — | 0.5 | 1.5 | mA |
| t _{SDR} | Data Retention Setup Time | See Data Retention Waveform | 0 | | — | ns |
| t _{RDR} | Recovery Time | See Data Retention Waveform | t _{rc} | | — | ns |


Note:

1. Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM ($\overline{CS1}$ Controlled)



DATA RETENTION WAVEFORM (CS2 Controlled)



ORDERING INFORMATION

Industrial Range: -40°C to +85°C


Voltage Range: 2.4V to 3.6V

| Speed (ns) | Order Part No. | Package |
|------------|----------------------|-------------------------------------|
| 25 | IS62WV20488BLL-25MI | 48 mini BGA (9mm x 11mm) |
| | IS62WV20488BLL-25MLI | 48 mini BGA (9mm x 11mm), Lead-free |
| | IS62WV20488BLL-25TI | TSOP (Type II) |
| | IS62WV20488BLL-25TLI | TSOP (Type II), Lead-free |

Industrial Range: -40°C to +85°C

Voltage Range: 1.65V to 2.2V


| Speed (ns) | Order Part No. | Package |
|------------|----------------------|-------------------------------------|
| 35 | IS62WV20488ALL-35MI | 48 mini BGA (9mm x 11mm) |
| | IS62WV20488ALL-35MLI | 48 mini BGA (9mm x 11mm), Lead-free |
| | IS62WV20488ALL-35TI | TSOP (Type II) |
| | IS62WV20488ALL-35TLI | TSOP (Type II), Lead-free |




| SYM. | DIMENSION (mm) | | | DIMENSION (INCH) | | |
|------|----------------|-------|-------|------------------|-------|-------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | — | — | 1.20 | — | — | 0.047 |
| A1 | 0.20 | — | 0.30 | 0.008 | — | 0.012 |
| b | 0.30 | 0.35 | 0.40 | 0.012 | 0.014 | 0.016 |
| D | 10.90 | 11.00 | 11.10 | 0.429 | 0.433 | 0.437 |
| D1 | 5.25 BSC | | | 0.207 BSC | | |
| E | 8.90 | 9.00 | 9.10 | 0.350 | 0.354 | 0.358 |
| E1 | 3.75 BSC | | | 0.148 BSC | | |
| ⓔ | 0.75 BSC | | | 0.030 BSC | | |

NOTE :

1. CONTROLLING DIMENSION : MM .
2. Reference document : JEDEC MO-207



| | | | | | | |
|--|-------|--------------------------------------|------|---|------|------------|
| | TITLE | 48L 9x11mm TF-BGA Package Outline | REV. | B | DATE | 08/21/2008 |
|--|-------|--------------------------------------|------|---|------|------------|



| | | |
|--------------------------------------|-------------|-------------|
| TITLE | REV. | DATE |
| 44L 400mil TSOP-2 Package Outline | F | 06/04/2008 |