





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range unless otherwise noted.

PARAMETERS	BUF11705	UNIT
Supply voltage, $V_{DD}$ <sup>(2)</sup>	24	V
Input voltage range, $V_I$	$\pm V_{DD}$	
Continuous total power dissipation	See dissipation rating table	
Operating free-air temperature range, $T_A$	-25 to +85	°C
Maximum junction temperature, $T_J$	+125	°C
Storage temperature range, $T_{STG}$	-65 to +150	°C
Lead temperature 1.6mm (1/16 inch) from case for 10s	+260	°C
ESD rating:		
Human body model (HBM)	8	kV
Charged-device model (CDM)	2	kV
Machine model (MM)	300	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE-LEAD	PACKAGE MARKING
BUF11705	TSSOP-28	BUF11705

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet or see the TI website at [www.ti.com](http://www.ti.com).

### DISSIPATION RATING TABLE

PACKAGE TYPE	PACKAGE DESIGNATOR	$\theta_{JC}$ <sup>(1)</sup> (°C/W)	$\theta_{JA}$ <sup>(1)</sup> (°C/W)	$T_A \leq 25^\circ\text{C}$ POWER RATING
TSSOP-28	PWP (28)	0.72	27.9	3.58 W

(1) PowerPAD attached to PCB, 0 lfm airflow, and 76mm x 76mm copper area.

### RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$	7		22	V
Operating free-air temperature, $T_A$	-25		+85	°C


**ELECTRICAL CHARACTERISTICS: BUF11705**

 Over operating free-air temperature range,  $V_{DD} = 18\text{ V}$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise noted.


PARAMETER			TEST CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT
$V_{IO}$	Input offset voltage	Gamma buffers	$V_I = 9\text{ V}$	$+25^\circ\text{C}$	-1		20	mV
				Full range(1)			20	
		$V_{COM}$		$+25^\circ\text{C}$	-1		30	
				Full range(1)			30	
$I_{IB}$	Input bias current		$V_I = V_{DD}/2$	$+25^\circ\text{C}$		1		pA
				Full range(1)		200		
PSRR	Power-Supply Rejection Ratio		$V_{DD} = 4.5\text{ V to }22\text{ V}$	$+25^\circ\text{C}$	62	80		dB
				Full range(1)	60			
Buffer gain				$+25^\circ\text{C}$		0.9995		V/V
BW_3dB	3dB bandwidth	Gamma buffers $V_{COM}$ buffer	$C_L = 100\text{ pF}$ , $R_L = 2\text{ k}\Omega$	$+25^\circ\text{C}$		1 0.6		MHz
SR	Slew rate	Gamma buffers $V_{COM}$ buffer	$C_L = 100\text{ pF}$ , $R_L = 2\text{ k}\Omega$ $V_{IN} = 2\text{ V to }16\text{ V}$	$+25^\circ\text{C}$		1.6		V/ $\mu\text{s}$
						4.6		
	Crosstalk		$V_{Ipp} = 6\text{ V}$ , $f = 1\text{ kHz}$	$+25^\circ\text{C}$		85		dB
$I_{DD}$	Supply current	ALL	$V_O = V_{DD}/2$ No Load	$25^\circ\text{C}$		5	9.0	mA
				Full range			9.0	
Common-mode input range		Buffers 1-5		$+25^\circ\text{C}$		1	$V_{DD}$	V
		Buffers 6-10			GND	$V_{DD} - 1$		
		$V_{COM}$ buffer			1	$V_{DD}$		
Load regulation		$V_{COM}$ buffer sinking	$I_O = 1\text{ mA to }100\text{ mA}$ , $V_{IN} = 2\text{ V}$	$+25^\circ\text{C}$		1	5	mV/mA
				Full range			5	
		$V_{COM}$ buffer sourcing	$I_O = -1\text{ mA to }-100\text{ mA}$ $V_{IN} = 16\text{ V}$	$+25^\circ\text{C}$		1	5	
				Full range			5	
		Buffers 1-10 sinking	$I_O = 1\text{ mA to }10\text{ mA}$ $V_{IN} = 1\text{ V}$	$+25^\circ\text{C}$		1	5	
				Full range			5	
		Buffers 1-10 sourcing	$I_O = -1\text{ mA to }-10\text{ mA}$ $V_{IN} = 17\text{ V}$	$+25^\circ\text{C}$		1	5	
				Full range			5	
$V_{OH1-5}$	High-level output voltage	Buffers 1-5	$V_{IN} = 18\text{ V}$ $I_{SOURCE} = 10\text{ mA}$	$+25^\circ\text{C}$	17.85	17.9		V
$V_{OH6-10}$		Buffers 6-10	$V_{IN} = 17\text{ V}$ $I_{SINK} = 10\text{ mA}$	$+25^\circ\text{C}$		17	17.15	V
	$V_{IN} = 17\text{ V}$ $I_{SOURCE} = 10\text{ mA}$		16.85		17			
$V_{OL1-5}$	Low-level output voltage	Buffers 1-5	$V_{IN} = 1\text{ V}$ $I_{SINK} = 10\text{ mA}$	$+25^\circ\text{C}$		1.0	1.15	V
			$V_{IN} = 1\text{ V}$ $I_{SOURCE} = 10\text{ mA}$		0.85	1.0		
$V_{OL6-10}$		Buffers 6-10	$V_{IN} = 0\text{ V}$ $I_{SINK} = 10\text{ mA}$	$+25^\circ\text{C}$		0	0.15	V
$V_{OHCOM}$	High-level output voltage	$V_{COM}$ buffer	$V_{IN} = 16\text{ V}$ $I_{SINK} = 100\text{ mA}$	$+25^\circ\text{C}$		16	16.15	V
			$V_{IN} = 16\text{ V}$ $I_{SOURCE} = 100\text{ mA}$		15.85	16		
$V_{OLCOM}$	Low-level output voltage	$V_{COM}$ buffer	$V_{IN} = 2\text{ V}$ $I_{SINK} = 100\text{ mA}$	$+25^\circ\text{C}$		2	2.15	V
			$V_{IN} = 2\text{ V}$ $I_{SOURCE} = 100\text{ mA}$		1.85	2		

 (1) Full range is  $-25^\circ\text{C}$  to  $+85^\circ\text{C}$ .

**EQUIVALENT SCHEMATICS OF INPUTS AND OUTPUTS**




**PIN CONFIGURATION**




## TYPICAL CHARACTERISTICS

Over operating free-air temperature range, unless otherwise noted.


### DC CURVES




**Figure 1**




**Figure 2**




**Figure 3**



**Figure 4**



**Figure 5**




**Figure 6**


**TYPICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range, unless otherwise noted.


**DC CURVES (continued)**




**Figure 7**




**Figure 8**




**Figure 9**



**Figure 10**



**Figure 11**




**Figure 12**


**TYPICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range, unless otherwise noted.

**AC CURVES**



**Figure 13**




**Figure 14**


**TYPICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range, unless otherwise noted.


**SMALL- AND LARGE-SIGNAL WAVEFORM CURVES**




**Figure 15**




**Figure 16**




**Figure 17**



**Figure 18**



**Figure 19**



**Figure 20**




**APPLICATION INFORMATION**

The requirements on the number of gamma correction channels vary greatly from panel to panel. Therefore, the BUF11705 series of gamma correction buffers offer different channel combinations using 10 gamma channels plus one  $V_{COM}$  channel. The  $V_{COM}$  channel can be used to drive the  $V_{COM}$  node on the LCD panel.

Gamma correction voltages are often generated using a simple resistor ladder, as shown in Figure 21. The BUF11705 buffers the various nodes on the gamma

correction resistor ladder. The low output impedance of the BUF11705 forces the external gamma correction voltage on the respective reference node of the LCD source driver. Figure 21 shows an example of the BUF11705 in a typical block diagram driving an LCD source driver with 10-channel gamma correction reference inputs.



**Figure 21. LCD Source Driver Typical Block Diagram**

**ESD RATINGS**

The BUF11705 has excellent ESD performance: 8 kV HBM; 2 kV CDM; and 300 V MM. These ESD ratings allow for increased manufacturability, fewer production failures, and higher reliability.

**INPUT VOLTAGE RANGE GAMMA BUFFERS**

Figure 22 shows a typical gamma correction curve with 10 gamma correction reference points (GMA1 through GMA10). As can be seen from this curve, the voltage requirements for each buffer vary greatly. The swing capability of the input stages of the various buffers is carefully matched to the application. Buffers 1 through 5 have input stages that include  $V_{DD}$ , but will only swing within 1 V to GND. Buffers 1 through 5 have only a single NMOS input stage. Buffers 6 through 10 have only a single PMOS input stage. The input range of the PMOS input stage includes GND.




Figure 22. Gamma Correction Curve

**OUTPUT VOLTAGE SWING GAMMA BUFFERS**

The output stages have been designed to match the characteristic of the input stage. This means that the output stage of buffers 1 through 5 swing very close to

$V_{DD}$  (typically,  $V_{CC} - 100\text{ mV}$  at 10 mA). The ability of buffers 1 through 5 to swing to GND is limited. Buffers 6 through 10 swing closer to GND than  $V_{DD}$ . Buffers 6 through 10 are designed to swing very close to GND; typically,  $GND + 100\text{ mV}$  at a 10 mA load current. See the *Typical Characteristics* for more details. This approach significantly reduces the silicon area and overall cost of the whole solution. However, due to this architecture, the correct buffer must be connected to the correct gamma correction voltage. Connect buffer 1 to the gamma voltage closest to  $V_{DD}$ , and buffers 2 through 5 to the sequentially voltages. Buffer 10 should be connected to the gamma correction voltage closest to GND (or the negative rail), and buffers 9 through 6 to the sequentially higher voltages.

**COMMON BUFFER ( $V_{COM}$ )**

The common buffer output of the BUF11705 has a greater output drive capability than the gamma buffers in order to meet the heavier current demands of driving the common node of the LCD panel. The common buffer output was also designed to drive heavier capacitive loads. Excellent output swing is possible with high currents ( $> 100\text{ mA}$ ), as shown in Figure 23.





Figure 23.  $V_{COM}$  Output Drive Capability

### CAPACITIVE LOAD DRIVE


The BUF11705 has been designed to sink/source large dc currents. Its output stage has been designed to deliver output current transients with little disturbance of the output voltage. However, there are times when very fast current pulses are required. Therefore, in LCD source driver buffer applications, it is quite normal for capacitors to be placed at the outputs of the reference buffers. These capacitors improve the transient load regulation and will typically have values of 100pF or more. The BUF11705 gamma buffers were designed to drive capacitances in excess of 100 pF. The output is able to swing within 150 mV of the rails on 10 mA of output current, as shown in Figure 24.



**Figure 24. Gamma Buffer Drive Capability**

### APPLICATIONS WITH >10 GAMMA CHANNELS

When a greater number of gamma correction channels are required, two or more BUF11705 devices can be used in parallel, as shown in Figure 25. This capability provides a cost-effective way of creating more reference voltages over the use of quad-channel op amps or buffers. The suggested configuration in Figure 25 simplifies layout. The various different channel versions provide a high degree of flexibility and also minimize total cost and space.



**Figure 25. Creating > 10 Gamma Voltage Channels**

**COMPLETE LCD SOLUTION FROM TI**

In addition to the BUF11705 line of gamma correction buffers, TI offers a complete set of ICs for the LCD panel

market, including various power-supply solutions, and audio power solutions. Figure 26 shows the total IC solution from TI.




Figure 26. TI LCD Solution

### GENERAL PowerPAD DESIGN CONSIDERATIONS


The BUF11705 is available in the thermally-enhanced PowerPAD package. This package is constructed using a downset leadframe upon which the die is mounted, as shown in Figure 27(a) and (b). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package; see Figure 27(c). Due to this thermal pad having direct thermal contact with the die, excellent thermal performance is achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device. **Soldering the PowerPAD to the PCB is always required, even with applications that have low power dissipation.** This provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

The PowerPAD must be connected to the most negative supply voltage of the device.

1. Prepare the PCB with a top-side etch pattern. There should be etching for the leads as well as etch for the thermal pad.
2. Place recommended holes in the area of the thermal pad. Ideal thermal land size and thermal via patterns can be seen in technical brief, SLMA002 *PowerPAD Thermally-Enhanced Package*, available for download at [www.ti.com](http://www.ti.com). These holes should be 13 mils (0.33 mm) in diameter. Keep them small, so that solder wicking through the holes is not a problem during reflow.

3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the BUF11705 IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered; so that, wicking is not a problem.
4. Connect all holes to the internal ground plane.
5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. Web connections make the soldering of vias easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the BUF11705 PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its ten holes exposed. The bottom-side solder mask should cover the holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
8. With these preparatory steps in place, the BUF11705 IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This preparation results in a properly installed part.



**Figure 27. Views of Thermally-Enhanced DGN Package**

For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 28, and is calculated by the following formula:

$$P_D = \left( \frac{T_{MAX} - T_A}{\theta_{JA}} \right)$$

Where:

- $P_D$  = maximum power dissipation (W)
- $T_{MAX}$  = absolute maximum junction temperature (125°C)
- $T_A$  = free-ambient air temperature (°C)
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$
- $\theta_{JC}$  = thermal coefficient from junction to case (°C/W)
- $\theta_{CA}$  = thermal coefficient from case-to-ambient air (°C/W)




Figure 28. Views of Thermally-Enhanced DGN Package

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BUF11705AIPWPR	NRND	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	BUF11705	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BUF11705AIPWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BUF11705AIPWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0

## GENERIC PACKAGE VIEW


**PWP 28**

**PowerPAD™ TSSOP - 1.2 mm max height**

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4224765/B

# MECHANICAL DATA

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



4073225-6/1 05/11

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

# THERMAL PAD MECHANICAL DATA


## PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions


4206332-33/A0 01/16

NOTE: A. All linear dimensions are in millimeters  
 $\triangle B$ . Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
  - For specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated