

## **[SN65LV1023A](http://focus.ti.com/docs/prod/folders/print/sn65lv1023a.html) [SN65LV1224B](http://focus.ti.com/docs/prod/folders/print/ sn65lv1224b.html)**

**www.ti.com** SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009

## **10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER**

**Check for Samples: [SN65LV1023A](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=sn65lv1023a) [SN65LV1224B](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1= sn65lv1224b)**

### <span id="page-0-1"></span>**<sup>1</sup>FEATURES**

- **100-Mbps to 660-Mbps Serial LVDS Data DESCRIPTION**
- 
- 
- **Synchronization Mode for Faster Lock throughput.**
- 
- 
- 
- $T_A$  =  $-40^{\circ}$ C to 85 $^{\circ}$ C
- 
- 

- 
- 
- <span id="page-0-0"></span>**• DSLAM**



**Payload Bandwidth at 10-MHz to 66-MHz** The SN65LV1023A serializer and SN65LV1224B<br>System Clock **System Clock** chinset **System Clock** deserializer comprise a 10-bit serdes chipset • **Pin-Compatible Superset of • Pin-Compatible Superset of • Pin-Compatible Superset of** *n* **DS92LV1023/DS92LV1224** LVDS differential backplanes at equivalent parallel<br>
word rates from 10 MHz to 66 MHz. Including Chipset (Serializer/Deserializer) Power<br>
overhead, this translates into a serial data rate<br>
between 120-Mbps and 792-Mbps payload encoded

**Fock Indicator** *Cock Indicator* **Example 2018** Upon power up, the chipset link can be initialized via **No External Components Required for PLL** a synchronization mode with internally generated • **28-Pin SSOP and Space Saving 5 × 5 mm QFN** SYNC patterns or the deserializer can be allowed to **•** Synchronize to random data. By using the **Packages Available**<br>**Industrial Temperature Qualified,** extending the synchronization mode, the deserializer establishes<br>lock within specified, shorter time parameters **lock within specified, shorter time parameters.** 

The device can be entered into a power-down state<br>**• Programmable Edge Trigger on Clock** when no data transfer is required. Alternatively, a<br>**• Flow-Through Pinout for Easy PCB Layout** ended is available to place the outpu mode is available to place the output pins in the high-impedance state without losing PLL lock.

<span id="page-0-2"></span>**APPLICATIONS** The SN65LV1023A and SN65LV1224B are **• LICATIONS**<br> **• Wireless Base Station**<br> **• Wireless Base Station**<br> **• Backplane Interconnect**<br> **•** Characterized for operation over ambient air<br> **•** temperature of –40°C to 85°C. temperature of –40°C to 85°C.



ÆΝ

## **[SN65LV1023A](http://focus.ti.com/docs/prod/folders/print/sn65lv1023a.html) [SN65LV1224B](http://focus.ti.com/docs/prod/folders/print/ sn65lv1224b.html)** SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009 **www.ti.com**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



**BLOCK DIAGRAMS**



### **FUNCTIONAL DESCRIPTION**

The SN65LV1023A and SN65LV1224B are a 10-bit serializer/deserializer chipset designed to transmit data over differential backplanes or unshielded twisted pair (UTP) at clock speeds from 10 MHz to 66 MHz. The chipset has five states of operation: initialization mode, synchronization mode, data transmission mode, power-down mode, and high-impedance mode. The following sections describe each state of operation.

#### **INITIALIZATION MODE**

Initialization of both devices must occur before data transmission can commence. Initialization refers to synchronization of the serializer and deserializer PLLs to local clocks.

When  $V_{CC}$  is applied to the serializer and/or deserializer, the respective outputs enter the high-impedance state, while on-chip power-on circuitry disables internal circuitry. When  $V_{CC}$  reaches 2.45 V, the PLL in each device begins locking to a local clock. For the serializer, the local clock is the transmit clock (TCLK) provided by an external source. For the deserializer, a local clock must be applied to the REFCLK pin. The serializer outputs remain in the high-impedance state, while the PLL locks to the TCLK.

#### **SYNCHRONIZATION MODE**

The deserializer PLL must synchronize to the serializer in order to receive valid data. Synchronization can be accomplished in one of two ways:

• **Rapid Synchronization:** The serializer has the capability to send specific SYNC patterns consisting of six ones and six zeros switching at the input clock rate. The transmission of SYNC patterns enables the deserializer to lock to the serializer signal within a deterministic time frame. This transmission of SYNC patterns is selected via the SYNC1 and SYNC2 inputs on the serializer. Upon receiving valid SYNC1 or SYNC2 pulse (wider than 6 clock cycles), 1026 cycles of SYNC pattern are sent.

When the deserializer detects edge transitions at the LVDS input, it attempts to lock to the embedded clock information. The deserializer LOCK output remains high while its PLL locks to the incoming data or SYNC patterns present on the serial input. When the deserializer locks to the LVDS data, the LOCK output goes low. When LOCK is low, the deserializer outputs represent incoming LVDS data. One approach is to tie the deserializer LOCK output directly to SYNC1 or SYNC2.

• **Random-Lock Synchronization:** The deserializer can attain lock to a data stream without requiring the serializer to send special SYNC patterns. This allows the SN65LV1224B to operate in open-loop applications. Equally important is the deserializer's ability to support hot insertion into a running backplane. In the open-loop or hot-insertion case, it is assumed the data stream is essentially random. Therefore, because lock time varies due to data stream characteristics, the exact lock time cannot be predicted. The primary constraint on the random lock time is the initial phase relation between the incoming data and the REFCLK when the deserializer powers up.

The data contained in the data stream can also affect lock time. If a specific pattern is repetitive, the deserializer could enter false lock—falsely recognizing the data pattern as the start/stop bits. This is referred to as repetitive multitransition (RMT); see [Figure 1](#page-3-0) for RMT examples. This occurs when more than one low-high transition takes place per clock cycle over multiple cycles. In the worst case, the deserializer could become locked to the data pattern rather than the clock. Circuitry within the deserializer can detect that the possibility of false lock exists. Upon detection, the circuitry prevents the LOCK output from becoming active until the potential false lock pattern changes. Notice that the RMT pattern only affects the deserializer lock time, and once the deserializer is in lock, the RMT pattern does not affect the deserializer state as long as the same data boundary happens each cycle. The deserializer does not go into lock until it finds a unique four consecutive cycles of data boundary (stop/start bits) at the same position.

The deserializer stays in lock until it cannot detect the same data boundary (stop/start bits) for four consecutive cycles. Then the deserializer goes out of lock and hunts for the new data boundary (stop/start bits). In the event of loss of synchronization, the LOCK pin output goes high and the outputs (including RCLK) enter a high-impedance state. The user's system should monitor the LOCK pin in order to detect a loss of synchronization. Upon detection of loss of lock, sending sync patterns for resynchronization is desirable if reestablishing lock within a specific time is critical. However, the deserializer can lock to random data as previously noted.

Copyright © 2004–2009, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLLS621EE&partnum=SN65LV1023A) 3

#### **[SN65LV1023A](http://focus.ti.com/docs/prod/folders/print/sn65lv1023a.html) [SN65LV1224B](http://focus.ti.com/docs/prod/folders/print/ sn65lv1224b.html)** SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009 **www.ti.com**

Texas **INSTRUMENTS** 

**DIN0 Held Low and DIN1 Held High**



**DIN4 Held Low and DIN5 Held High**



**DIN8 Held Low and DIN9 Held High**



**Figure 1. RMT Pattern Examples**

### <span id="page-3-0"></span>**DATA TRANSMISSION MODE**

After initialization and synchronization, the serializer accepts parallel data from inputs  $D_{IN0}-D_{IN9}$ . The serializer uses the TCLK input to latch the incoming data. The TCLK\_R/F pin selects which edge the serializer uses to strobe incoming data. If either of the SYNC inputs is high for six TCLK cycles, the data at D<sub>IN0</sub>−D<sub>IN9</sub> is ignored regardless of the clock edge selected and 1026 cycles of SYNC pattern are sent.

After determining which clock edge to use, a start and stop bit, appended internally, frames the data bits in the register. The start bit is always high and the stop bit is always low. The start and stop bits function as the embedded clock bits in the serial stream.

The serializer transmits serialized data and appended clock bits (10+2 bits) from the serial data output (DO $\pm$ ) at 12 times the TCLK frequency. For example, if TCLK is 66 MHz, the serial rate is 66  $\times$  12 = 792 Mbps. Because only 10 bits are input data, the useful data rate is 10 times the TCLK frequency. For instance, if TCLK = 66 MHz, the useful data rate is  $66 \times 10 = 660$  Mbps. The data source, which provides TCLK, must be in the range of 10 MHz to 66 MHz.

The serializer outputs (DO±) can drive point-to-point connections or limited multipoint or multidrop backplanes. The outputs transmit data when the enable pin (DEN) is high,  $\overline{PWRDN}$  = high, and SYNC1 and SYNC2 are low. When DEN is driven low, the serializer output pins enter the high-impedance state.



Once the deserializer has synchronized to the serializer, the LOCK pin transitions low. The deserializer locks to the embedded clock and uses it to recover the serialized data. ROUT data is valid when LOCK is low, otherwise R<sub>OUT0</sub>–R<sub>OUT9</sub> is invalid. The R<sub>OUT0</sub>−R<sub>OUT9</sub> data is strobed out by RCLK. The specific RCLK edge polarity to be used is selected by the RCLK\_R/F input. The R<sub>OUT0</sub>-R<sub>OUT9</sub>, LOCK and RCLK outputs can drive a maximum of three CMOS input gates (15-pF load. total for all three) with a 66-MHz clock.

#### **POWER DOWN**

When no data transfer is required, the power-down mode can be used. The serializer and deserializer use the power-down state, a low-power sleep mode, to reduce power consumption. The deserializer enters power down when you drive PWRDN and REN low. The serializer enters power down when you drive PWRDN low. In power down, the PLL stops and the outputs enter a high-impedance state, which disables load current and reduces supply current to the milliampere range. To exit power down, you must drive the PWRDN pin high.

Before valid data exchanges between the serializer and deserializer can resume, you must reinitialize and resynchronize the devices to each other. Initialization of the serializer takes 1026 TCLK cycles. The deserializer initialize and drives LOCK high until lock to the LVDS clock occurs.

#### **HIGH-IMPEDANCE MODE**

The serializer enters the high-impedance mode when the DEN pin is driven low. This puts both driver output pins (DO+ and DO−) into a high-impedance state. When you drive DEN high, the serializer returns to the previous state, as long as all other control pins remain static (SYNC1, SYNC2, PWRDN, TCLK\_R/F). When the REN pin is driven low, the deserializer enters high-impedance mode. Consequently, the receiver output pins  $(R<sub>OUT0</sub>-R<sub>OUT9</sub>)$  and RCLK are placed into the high-impedance state. The LOCK output remains active, reflecting the state of the PLL.



#### **Table 1. Deserializer Truth Table**

(1) ROUT and RCLK are 3-stated when LOCK is asserted high.

 $(2)$  LOCK output reflects the state of the deserializer with regard to the selected data stream.

(3) RCLK active indicates the RCLK is running if the deserializer is locked. The timing of RCLK with respect to ROUT is determined by RCLK\_R/F.

#### **FAILSAFE BIASING FOR THE SN65LV1224B**

The SN65LV1224B has an input threshold sensitivity of ±50 mV. This allows for greater differential noise margin in the SN65LV1224B. However, in cases where the receiver input is not being actively driven, the increased sensitivity of the SN65LV1224B can pickup noise as a signal and cause unintentional locking. This may occur when the input cable is disconnected. The SN65LV1224B has an on-chip fail-safe circuit that drives the serial input and LOCK signal high. The response time of the fail-safe circuit depends on interconnect characteristics.

## **[SN65LV1023A](http://focus.ti.com/docs/prod/folders/print/sn65lv1023a.html) [SN65LV1224B](http://focus.ti.com/docs/prod/folders/print/ sn65lv1224b.html)**

SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009 **www.ti.com**



#### **PIN FUNCTIONS**



6 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLLS621EE&partnum=SN65LV1023A) Copyright © 2004–2009, Texas Instruments Incorporated

![](_page_6_Picture_0.jpeg)

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

![](_page_6_Picture_218.jpeg)

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

![](_page_6_Picture_219.jpeg)

(1) By design, DVCC and AVCC are separated internally and does not matter what the difference is for |DVCC−AVCC|, as long as both are within 3 V to 3.6 V.

SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009 **www.ti.com**

![](_page_7_Picture_2.jpeg)

### **ELECTRICAL CHARACTERISTICS**

over recommended operating supply and temperature ranges (unless otherwise specified)

![](_page_7_Picture_444.jpeg)

(1) Apply to D<sub>IN0</sub>−D<sub>IN9</sub>, TCLK, PWRDN, TCLK\_R/F, SYNC1, SYNC2, and DEN

(2) High I<sub>IN</sub> values are due to pullup and pulldown resistors on the inputs.

(3) Apply to pins PWRDN, RCLK\_R/F, REN, and REFCLK = inputs; apply to pins  $R_{\rm OUTx}$ , RCLK, and LOCK = outputs

8 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLLS621EE&partnum=SN65LV1023A) Copyright © 2004–2009, Texas Instruments Incorporated

<span id="page-8-1"></span>![](_page_8_Picture_0.jpeg)

**0 100 200 300 400 500 600 700 800 900 1000 0 20 40 60 80 100 120 140 V IN - mV OD VOD**

**Termination (RL) -**  $\Omega$ 

![](_page_8_Figure_4.jpeg)

## <span id="page-8-0"></span>**SERIALIZER TIMING REQUIREMENTS FOR TCLK**

over recommended operating supply and temperature ranges (unless otherwise specified)

![](_page_8_Picture_145.jpeg)

![](_page_9_Picture_1.jpeg)

## **SERIALIZER SWITCHING CHARACTERISTICS**

over recommended operating supply and temperature ranges (unless otherwise specified)

![](_page_9_Picture_245.jpeg)

### **DESERIALIZER TIMING REQUIREMENTS FOR REFCLK**

over recommended operating supply and temperature ranges (unless otherwise specified)

![](_page_9_Picture_246.jpeg)

![](_page_10_Picture_0.jpeg)

**www.ti.com** SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009

## <span id="page-10-0"></span>**DESERIALIZER SWITCHING CHARACTERISTICS**

over recommended operating supply and temperature ranges (unless otherwise specified)

![](_page_10_Picture_348.jpeg)

(1)  $t_{\text{DSR1}}$  represents the time required for the deserializer to register that a lock has occurred upon powerup or when leaving the powerdown mode. t<sub>(DSR2)</sub> represents the time required to register that a lock has occurred for the powered up and enabled deserializer<br>when the input (RI±) conditions change from not receiving data to receiving synchroniz deserializer PLL performance, t<sub>DSR1</sub> and t<sub>DSR2</sub> are specified with REFCLK active and stable and specific conditions of SYNCPATs.

(2) t<sub>RNM</sub> represents the phase noise or jitter that the deserializer can withstand in the incoming data stream before bit errors occur.

**EXAS INSTRUMENTS** 

![](_page_11_Figure_3.jpeg)

![](_page_11_Figure_4.jpeg)

![](_page_11_Figure_5.jpeg)

<span id="page-11-1"></span>![](_page_11_Figure_6.jpeg)

<span id="page-11-0"></span>**Figure 4.**

![](_page_12_Picture_0.jpeg)

**RCLK ODD ROUT EVEN ROUT** 

![](_page_12_Figure_3.jpeg)

<span id="page-12-0"></span>![](_page_12_Figure_4.jpeg)

![](_page_12_Figure_5.jpeg)

<span id="page-12-1"></span>![](_page_12_Figure_6.jpeg)

<span id="page-12-2"></span>![](_page_12_Figure_7.jpeg)

![](_page_12_Figure_8.jpeg)

**Figure 8. Serializer Input Clock Transition Time**

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

<span id="page-13-0"></span>![](_page_13_Figure_4.jpeg)

**Figure 10. Serializer High-Impedance State Test Circuit and Timing**

<span id="page-13-1"></span>![](_page_13_Figure_6.jpeg)

**Figure 11. Serializer PLL Lock Time and PWRDN High-Impedance State Delays**

**[SN65LV1224B](http://focus.ti.com/docs/prod/folders/print/ sn65lv1224b.html)**

**[SN65LV1023A](http://focus.ti.com/docs/prod/folders/print/sn65lv1023a.html)**

**www.ti.com** SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009

![](_page_14_Figure_3.jpeg)

<span id="page-14-1"></span><span id="page-14-0"></span>

**[SN65LV1023A](http://focus.ti.com/docs/prod/folders/print/sn65lv1023a.html) [SN65LV1224B](http://focus.ti.com/docs/prod/folders/print/ sn65lv1224b.html)** Texas **INSTRUMENTS** 

<span id="page-15-0"></span>![](_page_15_Figure_3.jpeg)

<span id="page-15-1"></span>![](_page_15_Figure_4.jpeg)

<span id="page-15-2"></span>**Figure 16. Deserializer High-Impedance State Test Circuit and Timing**

![](_page_16_Picture_0.jpeg)

![](_page_16_Figure_3.jpeg)

<span id="page-16-0"></span>**Figure 17. Deserializer PLL Lock Times and PWRDN 3-State Delays**

![](_page_16_Picture_5.jpeg)

<span id="page-16-1"></span>**www.ti.com** SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009

<span id="page-17-2"></span>

![](_page_17_Figure_1.jpeg)

![](_page_17_Figure_2.jpeg)

<span id="page-17-1"></span>**REN**

**ROUT[9:0]**

**REFCLK**

 $R_1 \pm$ 

**PWRDN**

**[SN65LV1023A](http://focus.ti.com/docs/prod/folders/print/sn65lv1023a.html) [SN65LV1224B](http://focus.ti.com/docs/prod/folders/print/ sn65lv1224b.html)**

**Figure 18. Deserializer PLL Lock Time From SyncPAT**

![](_page_17_Figure_5.jpeg)

<span id="page-17-0"></span>**tSW: Setup and Hold Time (Internal Data Sampling Window) tDJIT: Serializer Output Bit Position Jitter That Results From Jitter on TCLK tRNM: Receiver Noise Margin Time**

#### **Figure 19. Receiver LVDS Input Skew Margin**

**EXAS** 

**INSTRUMENTS** 

![](_page_18_Picture_0.jpeg)

![](_page_18_Figure_3.jpeg)

 $V_{OD} = (D_{O} +) - (D_{O} -)$ **Differential Output Signal Is Shown as (DO+) − (DO−)**

### **Figure 20. V<sub>OD</sub> Diagram**

## **DEVICE STARTUP PROCEDURE**

It is recommended that the PWRDNB pin on both the SN65LV1023A and the SN65LV1224B device be held to a logic LOW level until after the power supplies have powered up to at least 3 V as shown in [Figure 21.](#page-18-0)

<span id="page-18-0"></span>![](_page_18_Figure_8.jpeg)

![](_page_18_Figure_9.jpeg)

![](_page_19_Picture_1.jpeg)

### **APPLICATION INFORMATION**

#### **DIFFERENTIAL TRACES AND TERMINATION**

The performance of the SN65LV1023A/SN65LV1224B is affected by the characteristics of the transmission medium. Use controlled-impedance media and termination at the receiving end of the transmission line with the media's characteristics impedance.

Use balanced cables such as twisted pair or differential traces that are ran close together. A balanced cable picks up noise together and appears to the receiver as common mode. Differential receivers reject common-mode noise. Keep cables or traces matched in length to help reduce skew.

Running the differential traces close together helps cancel the external magnetic field, as well as maintain a constant impedance. Avoiding sharp turns and reducing the number of vias also helps.

#### **TOPOLOGIES**

There are several topologies that the serializers can operate. Three common examples are shown below.

[Figure 22](#page-19-0) shows an example of a single-terminated point-to-point connection. Here a single termination resistor is located at the deserializer end. The resistor value should match that of the characteristic impedance of the cable or PC board traces. The total load seen by the serializer is 100  $Ω$ . Double termination can be used and typically reduces reflections compared with single termination. However, it also reduces the differential output voltage swing.

AC-coupling is only recommended if the parallel TX data stream is encoded to achieve a dc-balanced data stream. Otherwise the ac-capacitors can induce common mode voltage drift due to the dc-unbalanced data stream.

![](_page_19_Figure_12.jpeg)

**Figure 22. Single-Terminated Point-to-Point Connection**

<span id="page-19-0"></span>[Figure 23](#page-19-1) shows an example of a multidrop configuration. Here there is one transmitter broadcasting data to multiple receivers. A 50-kΩ resistor at the far end terminates the bus.

![](_page_19_Figure_15.jpeg)

**Figure 23. Multidrop Configuration**

<span id="page-19-1"></span>[Figure 24](#page-20-0) shows an example of multiple serializers and deserializers on the same differential bus, such as in a backplane. This is a multipoint configuration. In this situation, the characteristic impedance of the bus can be significantly less due to loading. Termination resistors that match the loaded characteristic impedance are required at each end of the bus. The total load seen by the serializer in this example is 27  $Ω$ .

![](_page_20_Picture_0.jpeg)

![](_page_20_Figure_3.jpeg)

**Figure 24. Multiple Serializers and Deserializers on the Same Differential Bus**

## **REVISION HISTORY**

<span id="page-20-0"></span>![](_page_20_Picture_139.jpeg)

![](_page_21_Picture_0.jpeg)

### **PACKAGING INFORMATION**

![](_page_21_Picture_386.jpeg)

**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

![](_page_22_Picture_0.jpeg)

## **PACKAGE OPTION ADDENDUM**

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF SN65LV1023A, SN65LV1224B :**

• Enhanced Product : [SN65LV1023A-EP](http://focus.ti.com/docs/prod/folders/print/sn65lv1023a-ep.html), [SN65LV1224B-EP](http://focus.ti.com/docs/prod/folders/print/sn65lv1224b-ep.html)

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

**TEXAS NSTRUMENTS** 

www.ti.com 5-Jan-2022

## **TAPE AND REEL INFORMATION**

![](_page_23_Figure_5.jpeg)

![](_page_23_Figure_6.jpeg)

## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![](_page_23_Figure_8.jpeg)

![](_page_23_Picture_229.jpeg)

![](_page_24_Picture_0.jpeg)

www.ti.com 5-Jan-2022

# **PACKAGE MATERIALS INFORMATION**

![](_page_24_Figure_4.jpeg)

\*All dimensions are nominal

![](_page_24_Picture_90.jpeg)

![](_page_25_Picture_0.jpeg)

www.ti.com 5-Jan-2022

## **TUBE**

![](_page_25_Figure_5.jpeg)

#### \*All dimensions are nominal

![](_page_25_Picture_108.jpeg)

![](_page_26_Picture_1.jpeg)

# **PACKAGE OUTLINE**

# **DB0028A SSOP - 2 mm max height**

SMALL OUTLINE PACKAGE

![](_page_26_Figure_5.jpeg)

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.

![](_page_26_Picture_12.jpeg)

# **EXAMPLE BOARD LAYOUT**

# **DB0028A SSOP - 2 mm max height**

SMALL OUTLINE PACKAGE

![](_page_27_Figure_4.jpeg)

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

![](_page_27_Picture_8.jpeg)

# **EXAMPLE STENCIL DESIGN**

# **DB0028A SSOP - 2 mm max height**

SMALL OUTLINE PACKAGE

![](_page_28_Figure_4.jpeg)

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

![](_page_28_Picture_8.jpeg)

# **GENERIC PACKAGE VIEW**

# **RHB 32 VQFN - 1 mm max height**

**5 x 5, 0.5 mm pitch** PLASTIC QUAD FLATPACK - NO LEAD

![](_page_29_Picture_5.jpeg)

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

![](_page_29_Picture_7.jpeg)

4224745/A

![](_page_30_Picture_1.jpeg)

# **PACKAGE OUTLINE**

# **RHB0032E VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_30_Figure_5.jpeg)

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

![](_page_30_Picture_10.jpeg)

# **EXAMPLE BOARD LAYOUT**

# **RHB0032E VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_31_Figure_4.jpeg)

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

![](_page_31_Picture_8.jpeg)

# **EXAMPLE STENCIL DESIGN**

# **RHB0032E VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

![](_page_32_Figure_4.jpeg)

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

![](_page_32_Picture_7.jpeg)

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated