Revised June 6, 2002



CY7C65100 Four-port Universal Serial Bus Fixed-function Hub Controller



TABLE OF CONTENTS

| 1.0 FEATURES | 3 |
|----------------------------------------------------------------|----------|
| 2.0 FUNCTIONAL OVERVIEW | 3 |
| 3.0 PRODUCT SUMMARY | 4 |
| 3.1 Logic Block Diagram | |
| 3.2 Pin Configuration | |
| 3.3 Pin Assignments | |
| 4.0 CLOCKING | |
| 5.0 USB OVERVIEW | |
| 5.1 USB SIE | |
| 5.2 Hub Design | |
| 5.3 Vendor ID and Product ID | |
| 6.0 APPLICATION DIAGRAMS | |
| 6.1 USB Standalone Hub Schematics | |
| 7.0 ABSOLUTE MAXIMUM RATINGS | 9 |
| 8.0 ELECTRICAL CHARACTERISTICS | 9 |
| 9.0 SWITCHING CHARACTERISTICS | 10 |
| 10.0 ORDERING INFORMATION | 10 |
| 11.0 PACKAGE DIAGRAM | 11 |
| LIST OF FIGURES | |
| Figure 4-1. Clock Oscillator On-chip Circuit | |
| Figure 6-1. USB Standalone Hub Application Diagram | |
| Figure 9-1. Clock Timing Figure 9-2. USB Data Signal Timing | 10 40 |
| LIST OF TABLES | 10 |
| Table 3-1. Pin Assignments | 5 |



1.0 Features

- Fixed-function four-port USB hub devices with integrated hub repeater, hub controller, Serial Interface Engine (SIE), and USB transceivers
- USB Specification Compliance
 - Conforms to USB Specification, Rev. 1.1
 - Complies with the USB HUB Device Class
- Supports self-powered and bus-powered applications
- Individual downstream port power switching
- Individual downstream port overcurrent detection
- Integrated USB transceivers reduce EMI
- Internal 48-MHz phase-locked loop (PLL) reduces design cost by requiring only an external 6-MHz crystal
- Operating voltage from 4.0V–5.5V DC
- Operating temperature from 0°-70° Celsius
- Available in a space-saving 28-lead SOIC package


2.0 Functional Overview

The CY7C65100 series offers high-performance fixed-function Universal Serial Bus (USB) hub devices that comply with *USB Specification, Rev. 1.1.* Up to four downstream USB ports are available to expand the USB attachment points available in your PC system. These self-contained devices require no firmware development for your design, thereby reducing the design risk associated with some microcontroller solutions. These Application Specific Standard Products (ASSP) can improve time-to-market in a number of USB designs, including standalone hubs, motherboard hubs, and monitor hubs.


The CY7C65100 series supports self-powered or bus-powered applications. Power management for all downstream ports supports power-switching and overcurrent detection with individual port control. The four downstream ports support both full-speed (12-Mbps signaling rate) and low-speed (1.5-Mbps signaling rate) devices. The CY7C65100 series has a reduced frequency (6-MHz) crystal oscillator for lower system cost as well as improved EMI performance. The four-port CY7C65100 series is available in a cost-effective and space-saving 28-lead SOIC package.



3.0 Product Summary



3.2 Pin Configuration





3.3 Pin Assignments

Table 3-1. Pin Assignments

| Name | I/O | Pin | Description |
|------------------------|-----|------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|
| D+[0], D-[0] | I/O | 5,6 | Upstream port, USB differential data |
| D+[1], D–[1] | I/O | 7,8 | Downstream port 1, USB differential data |
| D+[2], D-[2] | I/O | 9,10 | Downstream port 2, USB differential data |
| D+[3], D-[3] | I/O | 23,24 | Downstream port 3, USB differential data |
| D+[4], D-[4] | I/O | 21,22 | Downstream port 4, USB differential data |
| PWR[1]- PWR[4] | OUT | 18,14,17,13 | Downstream port power enable output |
| OC[1]-OC[4] | IN | N 16,12,15,11 Downstream port power over-current detection signa | |
| XTALIN | IN | 2 6-MHz crystal or external clock input | |
| XTALOUT | OUT | Γ 1 6-MHz crystal out | |
| V _{CC} | PWR | 28 | Voltage supply |
| GND | GND | 4,19,20 | Ground |
| V _{REF} | IN | 3 | Input for external 3.3V supply voltage for the upstream and down- stream differential data output buffers and the D+ pull-up |
| PWR_SEL | IN | 25 Bus or self-power function select input | |
| PSTAT[1/2], PSTAT[3/4] | OUT | 26,27 | Downstream port LED status enable |

4.0 Clocking




Figure 4-1. Clock Oscillator On-chip Circuit

XTALIN and XTALOUT are the clock pins to the CY7C65100 series. The user can connect either an external oscillator or a crystal to these pins. A 6-MHz fundamental crystal can be connected to these pins to provide a reference frequency for the internal PLL. When using an external crystal, keep PCB traces between the chip leads and crystal as short as possible (less than 2 cm). A ceramic resonator is not an adequate clock source to meet the timing specifications of a high-speed USB function and therefore cannot be used with these parts. An external 6-MHz clock can be applied to the XTALIN pin if the XTALOUT pin is left open. Please note that grounding the XTALOUT pin when driving XTALIN with an oscillator will not work as the internal clock is effectively shorted to ground.

5.0 USB Overview

The USB hardware includes a USB Hub repeater with one upstream port and up to four downstream ports. An external series resistor of $R_{\text{ext}} = 20\Omega \, (\pm \, 5\%)$ must be placed in series with all upstream and downstream USB I/O in order to meet the USB driver impedance requirements as defined by the USB specification (see *Figure 6-1*).

5.1 USB SIE

The SIE allows the CY7C65100 series to communicate with the USB host through the USB repeater portion of the hub. The SIE handles the following USB bus activity independently of the hub microcontroller:

- · Bit stuffing/unstuffing
- · Checksum generation/checking



- ACK/NAK/STALL
- TOKEN type identification
- · Address checking.

The following protocol handling is done at a higher level by the Hub Control Block:

- Coordinate enumeration by responding to SETUP packets
- Fill and empty the FIFOs
- Suspend/Resume coordination
- Verify and select DATA toggle values
- Port power control and over-current detection.

5.2 Hub Design

The power switching and over-current detection of downstream ports is managed by control pins connected to an external power switch device (see Figure 6-1). The active-LOW $\overline{PWR[n]}$ output pins of the CY7C65100 series are connected to the respective external power switch's port power enable signals. (Note that each port power output pin of the external power switch must be bypassed with an electrolytic or tantalum capacitor as required by the USB specification. These capacitors supply the inrush currents which occur during downstream device hot-attach events.) The active-LOW $\overline{OC[n]}$ pins of the CY7C65100 series are connected to the respective external power switch's port over-current indication (output) signals. Upon detecting an over-current condition, the hub device reports the over-current condition to the host and disables (sets to logic HIGH) the respective $\overline{PWR[n]}$ signal connected to the external power device.

5.3 Vendor ID and Product ID

The CY7C65100 Series will enumerate with the default Vendor ID and Product ID as follows.

| | Bus-powered | Self-powered |
|------------|-------------|--------------|
| Vendor ID | 0x04b4 | 0x04b4 |
| Product ID | 0x5204 | 0x5203 |

Pin 25 (PWR_SEL) is a strapping option that selects the device's power configuration report (PWR_SEL = GND for self-powered, PWR_SEL = Vcc for bus-powered).

For high-volume business, Cypress has the capability to factory-program a Custom Vendor ID and Product ID. Please contact your local Cypress sales office for more information.



6.0 Application Diagrams





Figure 6-1. USB Standalone Hub Application Diagram



6.1 USB Standalone Hub Schematics





7.0 Absolute Maximum Ratings

| Storage Temperature | 65°C to +150°C |
|-------------------------------------------------|-------------------------|
| Ambient Temperature with Power Applied | 0°C to +70°C |
| Supply voltage on V_{CC} relative to V_{SS} | –0.5V to +7.0V |
| DC Input Voltage0 | .5V to $+V_{CC} + 0.5V$ |
| Power Dissipation | 500 mW |
| Static Discharge Voltage | > 2000V |
| Latch-up Current | > 200 mA |
| Max Output Sink Current into PWR[n] Pin | |
| $(V_{out} = 2.0V)$ | 60 mA |

8.0 Electrical Characteristics $F_{OSC} = 6$ MHz; Operating Temperature = 0° to 70° C, $V_{CC} = 4.0$ V to 5.5V

| Parameter | Description | Conditions | Min. | Max. | Unit |
|---------------------|--------------------------------------|---------------------------------------------------------------------|-------|-------|------|
| General | | | • | • | |
| V _{ref} | Reference Voltage | 3.3V ± 5% | 3.15 | 3.45 | V |
| I _{cc} | V _{CC} Operating Current | | | 50 | mA |
| I _{REF} | V _{ref} Operating Current | No USB Traffic | | 10 | mA |
| I _{SB1} | Standby Current | | | 50 | μΑ |
| I _{IL} | Input Leakage Current | any pin | | 1 | μΑ |
| USB Interface |) | | • | | |
| V _{di} | Differential Input Sensitivity | (D+)-(D-) | 0.2 | | V |
| V _{cm} | Differential Input Common Mode Range | | 0.8 | 2.5 | V |
| V _{se} | Single Ended Receiver Threshold | | 0.8 | 2.0 | V |
| C _{in} | Transceiver Capacitance | | | 20 | pF |
| I _{lo} | High-Z State Data Line Leakage | 0V < V _{in} < 3.3V | -10 | 10 | μΑ |
| R _{D+} | USB Power Setting Pull-up Resistor | | 1.425 | 1.575 | KW |
| R _{ext1} | External USB Pull-down Resistor | Downstream data lines | 14.25 | 15.75 | KW |
| R _{ext2} | External USB Series Resistor | In series with each USB pin | 19 | 21 | W |
| Power-On Re | set | | • | • | |
| t _{vccs} | V _{CC} Ramp Rate | Linear ramp: V _{CC} =0 to Operating Voltage ^[1] | 0 | 100 | ms |
| USB Upstream | m/Downstream Port | | | l. | |
| V _{oh} | Static Output HIGH | RL of 15 kΩ± 5% to Gnd | 2.8 | 3.6 | V |
| V _{ol} | Static Output LOW | RL of 1.5 kΩ± 5% to 3.6V | | 0.3 | V |
| V _{crs} | Crossover Voltage | | 1.3 | 2.0 | V |
| Z _o | USB Driver Output Impedance | Including R _{ext} | 28 | 44 | W |
| OC[n] Pins | | | • | | |
| V _{IL} | Input LOW Threshold Voltage | | | 0.8 | V |
| V _{IH} | Input HIGH Threshold Voltage | | 2.0 | | V |
| PWREN[n] Pi | ins | | • | | |
| I _{PWR[n]} | PWR[n] Sink Current (typical 7 mA) | V _{out} = 2.0V DC | 3.5 | 10.6 | mA |

Note

^{1.} Power-on Reset will occur whenever the voltage on V_{CC} is below approximately 2.5V.



| Parameter | Description | Min. | Max. | Unit |
|------------------|------------------------------------------------------------|-----------------------|--------|------|
| Clock Source | | | | |
| f _{osc} | Clock Rate | 5.985 | 6.015 | MHz |
| t _{cyc} | Clock Period | 166.25 | 167.08 | nsec |
| t _{CH} | Clock HIGH Time | 0.45 t _{CYC} | | ns |
| t _{CL} | Clock LOW Time | 0.45 t _{CYC} | | ns |
| USB Full-spee | d Signaling | | | |
| t _r | Transition Rise Time | 4 | 20 | ns |
| t _f | Transition Fall Time | 4 | 20 | ns |
| t _{rfm} | Rise/Fall Time Matching; (t _r /t _f) | 90 | 110 | % |
| tdrate | Full-speed Data Rate | 11.97 | 12.03 | Mb/s |
| USB Low-spee | ed Signaling | | | |
| t _r | Transition Rise Time | 75 | 300 | ns |
| t _f | Transition Fall Time | 75 | 300 | ns |
| t _{rfm} | Rise/Fall Time Matching; (t _r /t _f) | 80 | 120 | % |
| tdrate | Low-speed Data Rate | 1.4775 | 1.5225 | Mb/s |

9.0 Switching Characteristics




Figure 9-2. USB Data Signal Timing

10.0 Ordering Information

| Ordering Code | Package Name | Description | Operating Range |
|---------------|--------------|-------------|-----------------|
| CY7C65100-SC | S21 | 28-pin SOIC | Commercial |



11.0 Package Diagram

All product and company names mentioned in this document are the trademarks of their respective holders.



| Document Title: CY7C65100 Four-port Universal Serial Bus Fixed-function Hub Controller Document Number: 38-08021 | | | | |
|------------------------------------------------------------------------------------------------------------------|---------|---------------|--------------------|-----------------------|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 113849 | 06/25/02 | BON | New Data Sheet |