

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



# CY62177G30/CY62177GE30 MoBL

32-Mbit (2M words × 16-bit/ 4M words × 8-bit) Static RAM with Error-Correcting Code (ECC)

## Features

- Ultra-low standby current
   □ Typical standby current: 3 µA
   □ Maximum standby current: 19 µA
- High speed: 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction<sup>[1]</sup>
- Operating voltage range: 2.2 V to 3.6 V
- 1.5-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- 48-pin TSOP I package configurable as 2M × 16 or 4M × 8 SRAM
- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

# **Functional Description**

CY62177G30 and CY62177GE30 are high-performance CMOS, low-power (MoBL<sup>®</sup>) SRAM devices with embedded ECC<sup>[2]</sup>. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62177GE30 device includes an ERR pin that signals a single-bit error-detection and correction event during a read cycle.

To access devices with a single chip enable input, assert the chip enable  $(\overline{CE})$  input LOW. To access dual chip enable devices, assert both chip enable inputs –  $\overline{CE}_1$  as LOW and  $CE_2$  as HIGH.

To perform data writes, assert the Write Enable ( $\overline{WE}$ ) input LOW, and provide the data and address on the device data pins (I/O<sub>0</sub>

through I/O<sub>15</sub>) and address pins (A<sub>0</sub> through A<sub>20</sub>) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control byte writes and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

To perform data reads, assert the Output Enable ( $\overline{\text{OE}}$ ) input and provide the required address on the address lines. You can access read data on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). To perform byte accesses, assert the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are <u>placed</u> in a high-impedance state when the device is deselected (CE HIGH for a single chip enable device and  $\overline{CE}_1$  HIGH / CE<sub>2</sub> LOW for a <u>dual chip</u> enable device), or the control signals are de-asserted (OE, BLE, BHE).

These devices have a unique Byte Power-down feature where, if both the Byte Enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) are disabled, the devices seamlessly switch to the standby mode irrespective of the state of the chip enables, thereby saving power.

On the CY62177GE30 devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High). See the Truth Table – CY62177G30/CY62177GE30 on page 15 for a complete description of read and write modes.

The CY62177G30 and CY62177GE30 devices are available in a Pb-free 48-pin TSOP I package and 48-ball VFBGA packages. The logic block diagrams are on page 2.

The device in the 48-pin TSOP I package can also be configured to function as a 4M words  $\times$  8 bit device. Refer to the Pin Configurations section for details.

For a complete list of related documentation, click here.

# Product Portfolio

					Current Consumption			
Product	Features and Options (see Pin Configurations	Range \	V <sub>CC</sub> Range (V)	Speed	Operating I <sub>CC</sub> , (mA)		Standby, I <sub>SB2</sub> (µA)	
Troduct	section)	Kange	ACC Ironide (A)	(ns)	f = f <sub>max</sub> Typ <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max
					Type			
	Single or dual Chip Enables Optional ERR pin	Industrial	2.2 V–3.6 V	55	35	45	3	19

#### Notes

1. SER FIT rate <0.1 FIT/Mb. Refer to AN88889 for details.

2. This device does not support automatic write-back on error detection.


3. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.

Cypress Semiconductor Corporation Document Number: 002-24704 Rev. \*C 198 Champion Court


San Jose, CA 95134-1709 • 408-943-2600 Revised February 9, 2021



# Logic Block Diagram – CY62177G30



# Logic Block Diagram – CY62177GE30






# Contents

Pin Configuration – CY62177G30	4
Pin Configuration – CY62177GE30	5
Maximum Ratings	7
Operating Range	
DC Electrical Characteristics	7
Capacitance	8
Thermal Resistance	8
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
Switching Characteristics	10
Switching Waveforms	11
Truth Table - CY62177G30/CY62177GE30	15
ERR Output – CY62177GE30	15

Ordering Information1	6
Ordering Code Definitions1	
Package Diagrams1	7
Acronyms2	0
Document Conventions2	0
Units of Measure2	0
Document History Page2	1
Sales, Solutions, and Legal Information2	2
Worldwide Sales and Design Support2	
Products	2
PSoC® Solutions2	2
Cypress Developer Community2	2
Technical Support2	





# Pin Configuration – CY62177G30





Figure 2. 48-pin TSOP I Pinout (Dual Chip Enable without ERR) – CY62177G30<sup>[4, 5]</sup>

O       48       A16         A15       1       47       BYTE         A14       2       47       BYTE         A13       3       46       Vss         A12       4       47       BYTE         A13       3       46       Vss         A12       4       40107       Vss         A12       4       40107       44         A11       5       44       1015/A21         A11       5       44       1007         A10       6       43       10015/A21         A10       6       43       1007         A19       9       40       105         A20       10       39       10015         WE       11       38       1004         CE       13       36       1001         BLE       12       37       Vcc         A15       14       35       1001         A18       16       33       1001         A18       16       33       1002         A18       16       33       1001         A5       20       29       1000		
A14       2       47 $BYTE$ A13       3       46 $Vss$ A12       4       45 $I/015/A21$ A11       5       44 $I/015/A21$ A11       5       44 $I/015/A21$ A11       5       44 $I/015/A21$ A11       5       44 $I/015/A21$ A10       6       43 $I/011/A$ A9       9       42 $I/06$ A8       8       41 $I/013$ A19       9       40 $I/025$ A20       10       39 $I/012$ WE       11       38 $I/04$ CE2       12       37 $Vcc$ NC       13       36 $I/014$ BHE       14       35 $I/03$ BHE       15       34 $I/010$ A18       16       31 $I/02$ A17       17       32 $I/09$ A5       20       29 $I/00$ A4       21       28 $OE$ <	0	
A10 $6$ 43 $1/014$ A9 $6$ 42 $1/014$ A9 $7$ 42 $1/06$ A8 $8$ 41 $1/013$ A19 $6$ 40 $1/05$ A20 $10$ 39 $1/012$ WE $11$ 38 $1/014$ MC $11$ 38 $1/014$ BHE $11$ 38 $1/014$ BHE $14$ 35 $1/014$ BHE $14$ 35 $1/011$ A18 $16$ 34 $1/02$ A17 $17$ $32$ $1/09$ A7 $18$ $31$ $1/01$ A6 $19$ $21$ $29$ $1/00$ A4 $21$ $28$ $\overline{OE}$ $\overline{OE}$ A3 $22$ $27$ $\overline{V}$ Vss	A15 🗖 1	48 🗖 <u>A16</u>
A10 $6$ 43 $1/014$ A9 $6$ 42 $1/014$ A9 $7$ 42 $1/06$ A8 $8$ 41 $1/013$ A19 $6$ 40 $1/05$ A20 $10$ 39 $1/012$ WE $11$ 38 $1/014$ MC $11$ 38 $1/014$ BHE $11$ 38 $1/014$ BHE $14$ 35 $1/014$ BHE $14$ 35 $1/011$ A18 $16$ 34 $1/02$ A17 $17$ $32$ $1/09$ A7 $18$ $31$ $1/01$ A6 $19$ $21$ $29$ $1/00$ A4 $21$ $28$ $\overline{OE}$ $\overline{OE}$ A3 $22$ $27$ $\overline{V}$ Vss	A14 <b>=</b> 2	47 🗖 BYTE
A10 $6$ 43 $1/014$ A9 $6$ 42 $1/014$ A9 $7$ 42 $1/06$ A8 $8$ 41 $1/013$ A19 $6$ 40 $1/05$ A20 $10$ 39 $1/012$ WE $11$ 38 $1/014$ MC $11$ 38 $1/014$ BHE $11$ 38 $1/014$ BHE $14$ 35 $1/014$ BHE $14$ 35 $1/011$ A18 $16$ 34 $1/02$ A17 $17$ $32$ $1/09$ A7 $18$ $31$ $1/01$ A6 $19$ $21$ $29$ $1/00$ A4 $21$ $28$ $\overline{OE}$ $\overline{OE}$ A3 $22$ $27$ $\overline{V}$ Vss	A13 🗖 3	46 🗖 Vss
A10 $6$ 43 $1/014$ A9 $6$ 42 $1/014$ A9 $7$ 42 $1/06$ A8 $8$ 41 $1/013$ A19 $6$ 40 $1/05$ A20 $10$ 39 $1/012$ WE $11$ 38 $1/014$ MC $11$ 38 $1/014$ BHE $11$ 38 $1/014$ BHE $14$ 35 $1/014$ BHE $14$ 35 $1/011$ A18 $16$ 34 $1/02$ A17 $17$ $32$ $1/09$ A7 $18$ $31$ $1/01$ A6 $19$ $21$ $29$ $1/00$ A4 $21$ $28$ $\overline{OE}$ $\overline{OE}$ A3 $22$ $27$ $\overline{V}$ Vss	A12 🗖 4	45 🗖 I/O15/A21
A10 $6$ 43 $1/014$ A9 $6$ 42 $1/014$ A9 $7$ 42 $1/06$ A8 $8$ 41 $1/013$ A19 $6$ 40 $1/05$ A20 $10$ 39 $1/012$ WE $11$ 38 $1/014$ MC $11$ 38 $1/014$ BHE $11$ 38 $1/014$ BHE $14$ 35 $1/014$ BHE $14$ 35 $1/011$ A18 $16$ 34 $1/02$ A17 $17$ $32$ $1/09$ A7 $18$ $31$ $1/01$ A6 $19$ $21$ $29$ $1/00$ A4 $21$ $28$ $\overline{OE}$ $\overline{OE}$ A3 $22$ $27$ $\overline{V}$ Vss	A11 🗖 5	44 🗖 1/07
A8       B       41       I/O13         A19       9       40       I/O5         A20       10       39       I/O12         WE       11       38       I/O14         CE       12       37       Vcc         NC       E       13       36       I/O14         BHE       14       35       I/O13         BHE       15       34       I/O10         A18       16       31       I/O2         A17       17       32       I/O9         A7       18       31       I/O1         A6       19       30       I/O8         A5       20       29       I/O0         A4       21       28       OE	A10 🗖 6	43 🗖 I/O14
A19       9       40 $1/05$ A20       10       39 $1/05$ WE       11       38 $1/04$ CE       12       37 $Vcc$ NC       E       13       36 $1/01$ BHE       14       35 $1/03$ 36 $1/01$ A18       E       16       34 $1/02$ 41 $1/02$ A17       E       16       31 $1/02$ 41 $1/02$ A7       E       18       31 $1/01$ 32 $1/09$ A7       E       19       30 $1/08$ 31 $1/01$ A5       E       20       29 $1/00$ 24 $29$ $1/00$ A4       E       21       28 $0E$ $0E$ $0E$ $0E$	A9 🗖 7	42 🗖 1/06
A20 $10$ 39 $1/012$ WE       11       38 $1/04$ CE <sub>2</sub> 12       37 $Vcc$ NC       13       36 $1/011$ BHE       14       35 $1/03$ BLE       15       34 $1/010$ A18       16       33 $1/02$ A17       17       32 $1/09$ A7       18       31 $1/01$ A6       19       30 $1/08$ A5       20       29 $1/00$ A4       21       28 $OE$ A3       22       27 $Vss$	A8 🗖 8	41 🗖 I/O13
WE       11       38 $II/O4$ CE2       12       37 $Vcc$ NC       E13       36 $II/O11$ BHE       14       35 $II/O13$ BHE       15       34 $II/O10$ A18       16       31 $II/O2$ A17       17       32 $II/O3$ A6       19       31 $II/O1$ A5       20       29 $II/O0$ A3       22       28 $OE$	A19 🗖 9	40 🗖 I/O5
BHE CI 14     35 b 1/03       BLE CI 15     34 b 1/010       A18 ci 16     33 b 1/02       A17 ci 17     32 b 1/09       A7 ci 18     31 b 1/01       A6 ci 19     31 b 1/01       A5 ci 20     29 b 1/00       A4 ci 21     28 b OE       A3 ci 22     27 b Vss	<u>A20</u> 🗖 10	39 🗖 I/O12
BHE CI 14     35 b 1/03       BLE CI 15     34 b 1/010       A18 ci 16     33 b 1/02       A17 ci 17     32 b 1/09       A7 ci 18     31 b 1/01       A6 ci 19     31 b 1/01       A5 ci 20     29 b 1/00       A4 ci 21     28 b OE       A3 ci 22     27 b Vss	WE 🖬 11	38 🖿 I/O4
BHE CI 14     35 b 1/03       BLE CI 15     34 b 1/010       A18 ci 16     33 b 1/02       A17 ci 17     32 b 1/09       A7 ci 18     31 b 1/01       A6 ci 19     31 b 1/01       A5 ci 20     29 b 1/00       A4 ci 21     28 b OE       A3 ci 22     27 b Vss	CE <sub>2</sub> = 12	37 🗖 Vcc
BLE G     14     35     FI/03       BLE G     15     34     FI/010       A18 G     16     33     FI/02       A17 G     17     32     FI/09       A7 G     18     31     FI/01       A6 G     19     30     FI/08       A5 G     20     29     FI/00       A4 G     21     28     OE       A3 G     22     27     FVss	<u>NC</u> <b>=</b> 13	36 🗖 I/O11
A18 $16$ $33 \neq 1/02$ A17 $17$ $32 \neq 1/09$ A7 $18$ $31 \neq 1/01$ A6 $19$ $30 \neq 1/08$ A5 $20$ $29 \neq 1/00$ A4 $21$ $28 \neq OE$ A3 $22$ $27 \neq Vss$	BHE 🗖 14	35 🗖 1/O3
A17     a17     32     a1/09       A7     a18     31     b1/01       A6     e19     30     b1/08       A5     c20     29     b1/00       A4     c21     28     CE       A3     c22     27     b1/ss		34 🗖 I/O10
A17 $17$ $32 = 1/09$ A7 $18$ $31 = 1/01$ A6 $19$ $30 = 1/08$ A5 $E20$ $29 = 1/00$ A4 $E21$ $28 = 0E$ A3 $E22$ $27 = 1 \sqrt{ss}$		33 🗖 1/02
A6     E     19     30     D     1/08       A5     E     20     29     D     1/00       A4     E     21     28     DE       A3     E     22     27     D		32 🗖 1/09
A5 <b>cl</b> 20 29 <b>b</b> <u>1/00</u> A4 <b>cl</b> 21 28 <b>b</b> 0E A3 <b>cl</b> 22 27 <b>b</b> 1/05		31 🗖 I/O1
A4 <b>H</b> 21 28 <b>H</b> OE A3 <b>H</b> 22 27 <b>H</b> Vss		30 🗖 1/08
A4 <b>H</b> 21 28 <b>H</b> OE A3 <b>H</b> 22 27 <b>H</b> Vss	A5 🗖 20	29 🗖 1/00
A3 $\blacksquare$ 22       27 $\forall$ vss         A2 $\blacksquare$ 23       26 $\Box$ CE <sub>1</sub> A1       24       25 $\blacksquare$ A0	A4 🖿 21	28 🗖 OF
A2 $a_1^2$ $26 P \overline{CE_1}$ A1 $24$ $25 P A0$		27 🗖 Vss
A1 = 24 25 = A0		26 🗖 CE1
	A1 = 24	25 🗖 A0

- 4. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 5. Tie the BYTE pin in the 48-pin TSOP I package to V<sub>CC</sub> to use the device as a 2M × 16 SRAM. The 48-pin TSOP I package can also be used as a 4M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 4M × 8 configuration, pin 45 is the extra address line A21, while BHE, BLE, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used and can be left floating.





# Pin Configuration – CY62177GE30

Figure 3. 48-ball VFBGA/BGA Pinout (Single Chip Enable with ERR) – CY62177GE30<sup>[6, 7]</sup>





Figure 4. 48-ball VFBGA/BGA Pinout (Dual Chip Enable with ERR) – CY62177GE30<sup>[6, 7]</sup>



<sup>6.</sup> NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin

configuration. 7. ERR is an Output pin. If not used, this pin should be left floating.



# Pin Configuration – CY62177GE30 (continued)

Figure 5. 48-pin TSOP I Pinout (Dual Chip Enable with ERR) – CY62177GE30<sup>[8, 9]</sup>

0	
A15 🗖 1	48 🗖 A16
A14 2	47 BYTE
A13 3	46 Vss
A12 = 4	45 <b>–</b> I/O15/A21
A11 🖬 5	44 🖬 1/07
A10 🖬 6	43 🗖 I/O14
A9 🗖 7	42 1/06
A8 🖬 8	41 = 1/013
A19 = 9	40 1/05
A20 = 10	40 <b>=</b> 1/O5 39 <b>=</b> 1/O12
WE = 11	38 <b>=</b> 1/04
CE <sub>2</sub> = 12	37 <b>–</b> Vcc
ERR = 13	36 🗖 1/011
BHE II	35 🗖 1/03
BLE 🗖 15	34 🗖 1/010
A18 🗖 16	33 🗖 1/02
A17 🗖 17	32 = 1/09
A7 🗖 18	31 🗖 1/01
A6 🗖 19	30 🗖 1/08
A5 🗖 20	29 <b>=</b> <u>1/0</u> 0
A4 🗖 21	28 🗖 OF
A3 🗖 22	27 🗖 Vss
A2 🗖 23	26 🗖 CE1
A1 = 24	27 <b>P</b> Vss 26 <b>P</b> CE <sub>1</sub> 25 <b>P</b> A0

NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
 Tie the <u>BYTE pin in the 48-pin TSOP I package to V<sub>CC</sub> to use the device as a 2M × 16 SRAM. The 48-pin <u>TSOP I package can also be used as a 4M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 4M × 8 configuration, pin 45 is the extra address line A21, while the <u>BHE</u>, <u>BLE</u>, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used and can be
</u></u> left floating.





# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential–0.5 V to $V_{CC}$ + 0.5 V
DC voltage applied to outputs in High Z state $^{[10]}$ –0.5 V to V $_{\rm CC}$ + 0.5 V

DC input voltage <sup>[10]</sup> 0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW) 20 mA
Static discharge voltage (MIL-STD-883, Method 3015)>2001 V
Latch-up current>140 mA

# **Operating Range**

Grade	Ambient Temperature	<b>V<sub>cc</sub></b> <sup>[11]</sup>
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

# **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

Demonstern	D		Test Conditions			55 ns		11
Parameter	Desc	ription	lest Condi	tions	Min	<b>Typ</b> <sup>[12]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1	mA	2.0	_	_	V
	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0	mA	2.4	_	_	
V <sub>OL</sub>	Output LOW	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 m	۱A	_	-	0.4	
	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 m	۱A	-	-	0.4	
V <sub>IH</sub>	Input HIGH	2.2 V to 2.7 V	_		1.8	-	V <sub>CC</sub> + 0.3	1
	voltage <sup>[10]</sup>	2.7 V to 3.6 V	-		2.0	-	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW	2.2 V to 2.7 V	-		-0.3	-	0.6	
	voltage <sup>[10]</sup>	2.7 V to 3.6 V	-		-0.3	-	0.8	
I <sub>IX</sub>	Input leakage o	urrent	GND <u>&lt;</u> V <sub>IN</sub> <u>&lt;</u> V <sub>CC</sub>		-1.0	-	+1.0	μA
I <sub>OZ</sub>	Output leakage	current	GND <u>&lt;</u> V <sub>OUT</sub> <u>&lt;</u> V <sub>CC</sub> , C	utput disabled	-1.0	-	+1.0	
I <sub>CC</sub>	V <sub>CC</sub> operating s	supply current	V <sub>CC</sub> = Max,	f=22.22 MHz	-	35.0	45.0	mA
			I <sub>OUT</sub> = 0 mA,	(45 ns)				
			CMOS levels	f = 1 MHz	-	10.0	18.0	
I <sub>SB1</sub> <sup>[13]</sup>	Automatic Pow	er-down	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or }$	$CE_0 < 0.2 V$	-	3.0	19.0	μA
	Current – CMC	•	or (BHE and BLE) $\geq V_{CC} - 0.2 \text{ V}$ ,					
	$V_{CC}$ = 2.2 V to	3.6 V	$V_{IN} \ge V_{CC} - 0.2 V, V_{IN}$					
			$f = f_{max}$ (address and $c$					
			$f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), V					
I <sub>SB2</sub> <sup>[13]</sup>	SB2 <sup>[13]</sup> Automatic Power-down Current – CMOS Inputs			. ,	_	3.0	19.0	μA
			$\overline{CE}_1 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2$ V or (BHE and BLE) $\ge V_{CC} - 0.2$ V,					
	$V_{\rm CC} = 2.2  \rm V  to$	3.6 V	, , ,					
			$V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V or V}$	′ <sub>IN</sub> ≤ 0.2 V,				
			$f = 0, V_{CC} = V_{CC(max)}$					

- 10. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
   11. Full device AC operation assumes a 100-µs ramp time from 0 to V<sub>CC</sub> (min) and 400-µs wait time after V<sub>CC</sub> stabilizes to its operational value.
   12. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
   13. The I<sub>SB2</sub> maximum limits at 25 °C are guaranteed by design and not 100% tested.



# Capacitance


Parameter <sup>[14]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	15.0	pF
C <sub>OUT</sub>	Output capacitance		15.0	


# **Thermal Resistance**

Parameter <sup>[14]</sup>	Description	Test Conditions	48-ball VFBGA	48-ball FBGA	48-pin TSOP I	Unit
- JA	(junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer	54.8	51.5	50.98	°C/W
- 30	Thermal resistance (junction to case)	printed circuit board	11.9	7.8	9.4	

# AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms





Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	
R <sub>TH</sub>	8000	645	
V <sub>TH</sub>	1.20	1.75	V
V <sub>HIGH</sub>	2.5	3.0	





# **Data Retention Characteristics**

## Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[15]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention	-	1.5	-	-	V
I <sub>CCDR</sub> <sup>[16, 17]</sup>	Data retention current	$\begin{split} & \frac{2.2 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}}{\text{CE}_1 \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{CE}_2 \leq 0.2 \text{ V}} \\ & \text{or } (\text{BHE and } \overline{\text{BLE}}) \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{V}_{\text{IN}} \leq 0.2 \text{ V} \end{split}$	_	3.0	19.0	μA
		$\begin{split} &\frac{1.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 2.2 \text{ V},}{\text{CE}_1 \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{CE}_2 \leq 0.2 \text{ V}} \\ &\text{or (BHE and BLE}) \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{V}_{\text{IN}} \leq 0.2 \text{ V} \end{split}$	_	-	20.0	
t <sub>CDR</sub> <sup>[18]</sup>	Chip deselect to data retention time	_	0.0	_	-	-
t <sub>R</sub> <sup>[18, 19]</sup>	Operation recovery time	-	55	_	-	ns

# **Data Retention Waveform**





- 15. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
  16. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and BYTE must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
  17. I<sub>CCDR</sub> is guaranteed only after the device is first powered up to V<sub>CC(min)</sub> and then brought down to V<sub>DR</sub>.
  18. These parameters are guaranteed by design and are not tested.

- 19. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub>  $\ge$  400  $\mu$ s or stable at V<sub>CC(min)</sub>  $\ge$  400  $\mu$ s. 20. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Parameter <sup>[21]</sup>	Description	55	55 ns		
Farameter	Description	Min	Max	Unit	
Read Cycle					
t <sub>RC</sub>	Read cycle time	55.0	-	ns	
t <sub>AA</sub>	Address to data valid / Address to ERR valid	-	55.0		
t <sub>OHA</sub>	Data hold from address change / ERR hold from address change	10.0	-		
t <sub>ACE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid / $\overline{CE}$ LOW to ERR valid	-	55.0		
t <sub>DOE</sub>	OE LOW to data valid / OE LOW to ERR valid	-	25.0		
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[22, 23]</sup>	5.0	-		
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[22, 23, 24]</sup>	_	18.0		
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[22, 23]</sup>	10.0	-		
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[22, 23, 24]</sup>	_	18.0		
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[25]</sup>	0.0	_		
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[25]</sup>	_	55.0		
t <sub>DBE</sub>	BLE / BHE LOW to data valid	_	55.0		
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z [22]	5.0	_		
t <sub>HZBE</sub>	BLE / BHE HIGH to High Z <sup>[22, 24]</sup>	_	18.0		
Write Cycle [26	, 27]	- I			
t <sub>WC</sub>	Write cycle time	55.0	_	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	40.0	_		
t <sub>AW</sub>	Address setup to write end	40.0	_		
t <sub>HA</sub>	Address hold from write end	0	_		
t <sub>SA</sub>	Address setup to write start	0	_		
t <sub>PWE</sub>	WE pulse width	40.0	_		
t <sub>BW</sub>	BLE / BHE LOW to write end	40.0	-		
t <sub>SD</sub>	Data setup to write end	25.0	-		
t <sub>HD</sub>	Data hold from write end	0.0	-		
t <sub>HZWE</sub>	WE LOW to High Z [22, 23, 24]	_	18.0	1	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[22, 23]</sup>	10.0	-	1	

Notes

- 21. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use the output loading shown in Figure 6 on page 8, unless specified otherwise.
- 22. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device. 23. Tested initially and after any design or process changes that may affect these parameters.
- 24. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.

25. These parameters are guaranteed by design and are not tested.

26. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

27. The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled, OE LOW) should be equal to the sum of tHZWE and tSD.



# **Switching Waveforms**

Figure 8. Read Cycle No. 1 of CY62177G30 (Address Transition Controlled) <sup>[28, 29]</sup>





Figure 9. Read Cycle No. 1 of CY62177GE30 (Address Transition Controlled) <sup>[28, 29]</sup>



Notes 28. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$ , or both =  $V_{IL}$ . 29.  $\overline{WE}$  is HIGH for read cycle.



## Switching Waveforms (continued)





Figure 10. Read Cycle No. 2 (OE Controlled) [30, 31, 32, 34]






- Notes 30. WE is HIGH for read cycle.
- 31. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.
- 32. Address valid prior to or coincident with  $\overline{CE}$  LOW transition.
- 33. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L}$ ,  $\overline{CE}_1 = V_{|L}$ ,  $\overline{BHE}$  or  $\overline{BLE}$ , or both =  $V_{|L}$ , and  $CE_2 = V_{|H}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 34. Data I/O is in the high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 35. During this period, the I/Os are in the output state. Do not apply input signals.
- 36. The minimum write cycle pulse width should be equal to the sum of  $t_{HZWE}$  and  $t_{SD}$ .



# Switching Waveforms (continued)



- 37. Eor all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.
- 38. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 39. Data I/O is in the high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 40. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)





Figure 13. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [41, 42, 43]

Figure 14. Write Cycle No. 5 (WE Controlled) [41, 42, 43]



- 41. Eor all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.
   42. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. terminates the write.
- 43. Data I/O is in the high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 44. During this period, the I/Os are in output state. Do not apply input signals.



<b>BYTE</b> <sup>[45]</sup>	CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power	Configuration
X <sup>[46]</sup>	Н	X <sup>[46]</sup>	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	4M × 8/2M × 16
Х	X <sup>[46]</sup>	L	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby $(I_{SB})$	4M × 8/2M × 16
Х	X <sup>[46]</sup>	X <sup>[46]</sup>	Х	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	2M × 16
Н	L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	2M × 16
Н	L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	2M × 16
Н	L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	2M × 16
Н	L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )	2M × 16
Н	L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )	2M × 16
Н	L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )	2M × 16
Н	L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	2M × 16
Н	L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	2M × 16
Н	L	Н	L	Х	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	2M × 16
L	L	Н	Н	L	Х	Х	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )	2M × 16
L	L	Н	Н	Н	Х	Х	High-Z	Output disabled	Active (I <sub>CC</sub> )	2M × 16
L	L	Н	L	Х	Х	Х	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )	4M × 8

# Truth Table - CY62177G30/CY62177GE30

# ERR Output – CY62177GE30

Output <sup>[47]</sup>	Mode		
0	Read operation, no single-bit error in the stored data.		
1	Read operation, single-bit error detected and corrected.		
High-Z	Device deselected / outputs disabled / Write operation		

Notes

46. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted. 47. ERR is an Output pin. If not used, this pin should be left floating.


<sup>45.</sup> This pin is available only in the 48-pin TSOP I package. Tie the BYTE to V<sub>CC</sub> to configure the device in the 2M × 16 option. The 48-pin TSOP I package can also be used as a 4M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>.



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	ERR Pin / Ball	Operating Range
		CY62177G30-55BAXI	51-85191	48-ball FBGA	Dual Chip Enable	No	Industrial
		CY62177G30-55BAXIT	51-05191				
	55 2.2 V–3.6 V	CY62177G30-55BKXI	51-85193	48-ball VFBGA			
55		CY62177G30-55BKXIT	51-65195				
		CY62177G30-55ZXI					
		CY62177G30-55ZXIT	51-85183	48-pin TSOP I			
		CY62177GE30-55ZXI				Yes	


## **Ordering Code Definitions**






# **Package Diagrams**


Figure 15. 48-ball FBGA (8 × 9.5 × 1.2 mm) Package Outline, 51-85191





## Package Diagrams (continued)





JEDEC SPECIFICATION NO. REF: MO-142(D)DD.


10.


51-85183 \*F



# Package Diagrams (continued)

Figure 17. 48-pin FBGA (6 × 8 × 1.2 mm) Package Outline, 51-85193





REFERENCE JEDEC MO-207

51-85193 \*E



# Acronyms

# Table 1. Acronyms Used in this Document

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary metal oxide semiconductor
I/O	Input/output
OE	Output Enable
SRAM	Static random access memory
TSOP	Thin small outline package
VFBGA	Very fine-pitch ball grid array
WE	Write Enable

# **Document Conventions**

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Error-Corr	Document Title: CY62177G30/CY62177GE30 MoBL, 32-Mbit (2M words × 16-bit/4M words × 8-bit) Static RAM with Error-Correcting Code (ECC) Document Number: 002-24704					
Rev.	ECN No.	Submission Date	Description of Change			
*C	7085237	02/09/2021	Release to web.			



# Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

## **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2018-2021. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, use, distributers), and light by Cypress hardware product. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collective), "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In dottion, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device," means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component in a High-Risk Device. Y

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.