

# TPS543C20A 4- $V_{IN}$ to 16- $V_{IN}$ , 40-A Stackable, Synchronous Step-Down SWIFT™ Converter With Adaptive Internal Compensation

## 1 Features

- Internally-Compensated Advanced Current Mode Control 40-A POL
- Input Voltage Range: 4 V to 16 V
- Output Voltage Range: 0.6 V to 5.5 V
- Integrated 3.4/0.9-mΩ Stacked NexFET™ Power Stage With Lossless Low-Side Current Sensing
- Fixed Frequency - Synchronization to an External Clock and/or Sync Out
- Pin Strapping Programmable Switching Frequency
  - 300 kHz to 2 MHz for Standalone
  - 300 kHz to 1 MHz for Stackable
- Stack 2× for up to 80 A With Current Share, Voltage Share, and CLK Sync
- Pin Strapping Programmable Reference from 0.6V to 1.1 V With 0.5% Accuracy
- Differential Remote Sensing
- Safe Start-Up into Prebiased Output
- High-Accuracy Hiccup Current Limit
- Asynchronous Pulse Injection (API) and Body Braking
- 40-pin, 5-mm × 7-mm LQFN Package with 0.5-mm Pitch and Single Thermal Pad
- Create a Custom Design Using the TPS543C20A With the [WEBENCH® Power Designer](#)

## 2 Applications

- Wireless and Wired Communications Infrastructure Equipment
- Enterprise Servers, Switches, and Routers
- Enterprise Storage, SSD
- ASIC, SoC, FPGA, DSP Core, and I/O Rails

## 3 Description


The TPS543C20A uses an internally compensated emulated peak-current-mode control, with a clock synchronizable, fixed-frequency modulator for EMI-sensitive POL. The internal integrator and directly amplifying ramp tracking loop eliminate the need for external compensation over a wide range of frequencies thereby making the system design flexible, dense, and simple. Optional API and body braking help improve transient performance by significantly reducing undershoot and overshoot, respectively. Integrated NexFET™ MOSFETs with low-loss switching facilitate high efficiency and deliver up to 40 A in a 5-mm × 7-mm PowerStack™ package with a layout friendly thermal pad. Two TPS543C20A devices can be stacked together to provide up to 80-A point-of-load.

### Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS543C20A	LQFN-CLIP (40)	5.00 mm × 7.00 mm

1. For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	9.1 Application Information.....	<b>24</b>
<b>2 Applications</b> .....	<b>1</b>	9.2 Typical Application: TPS543C20A Stand-alone Device .....	<b>24</b>
<b>3 Description</b> .....	<b>1</b>	9.3 System Example .....	<b>30</b>
<b>4 Revision History</b> .....	<b>2</b>	<b>10 Power Supply Recommendations</b> .....	<b>32</b>
<b>5 Device Comparison Table</b> .....	<b>3</b>	<b>11 Layout</b> .....	<b>33</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	11.1 Layout Guidelines .....	<b>33</b>
<b>7 Specifications</b> .....	<b>5</b>	11.2 Layout Example .....	<b>34</b>
7.1 Absolute Maximum Ratings .....	<b>5</b>	11.3 Package Size, Efficiency and Thermal Performance.....	<b>35</b>
7.2 ESD Ratings .....	<b>5</b>	<b>12 Device and Documentation Support</b> .....	<b>37</b>
7.3 Recommended Operating Conditions.....	<b>6</b>	12.1 Device Support.....	<b>37</b>
7.4 Thermal Information .....	<b>6</b>	12.2 Receiving Notification of Documentation Updates	<b>37</b>
7.5 Electrical Characteristics.....	<b>7</b>	12.3 Community Resources.....	<b>37</b>
7.6 Typical Characteristics.....	<b>11</b>	12.4 Trademarks .....	<b>37</b>
<b>8 Detailed Description</b> .....	<b>14</b>	12.5 Electrostatic Discharge Caution.....	<b>37</b>
8.1 Overview .....	<b>14</b>	12.6 Glossary .....	<b>38</b>
8.2 Functional Block Diagram .....	<b>14</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>38</b>
8.3 Feature Description.....	<b>15</b>		
8.4 Device Functional Modes.....	<b>15</b>		
<b>9 Application and Implementation</b> .....	<b>24</b>		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


DATE	REVISION	NOTES
December 2018	*	Initial release

## 5 Device Comparison Table

DEVICE	OUTPUT CURRENT
TPS543B20	25 A
TPS543C20	40 A
TPS543C20A	40 A

## 6 Pin Configuration and Functions

**RVF Package**  
**40-Pin LQFN-CLIP With Thermal Pad**  
**Top View**



### Pin Functions

PIN		I/O/P <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	RSP	I	The positive input of the remote sense amplifier. Connect RSP pin to the output voltage at the load. For multi-phase configuration, the remote sense amplifier is not needed for slave devices.
2	RSN	I	The negative input of the remote sense amplifier. Connect RSN pin to the ground at load side. For multi-phase configuration, the remote sense amplifier is not needed for slave devices.
3,4,5,6	NC	—	Not connected
7	BOOT	I	Bootstrap pin for the internal flying high-side driver. Connect a typical 100-nF capacitor from this pin to SW. To reduce the voltage spike at SW, a BOOT resistor with a value between 1 $\Omega$ to 10 $\Omega$ may be placed in series with the BOOT capacitor to slow down turnon of the high-side FET.
8,9,10,11,12	SW	B	Output of converted power. Connect this pin to the output inductor.
13,14,15,16,17,18,19,20	PGND	G	These ground pins are connected to the return of the internal low-side MOSFET
21,22,23,24,25	PVIN	I	Input power to the power stage. Low impedance bypassing of these pins to PGND is critical. A 10-nF to 100-nF capacitor from PVIN to PGND close to IC is required.
26	VDD	I	Controller power supply input
27	GND	G	Ground return for the controller. This pin should be directly connected to the thermal pad on the PCB board. A 10-nF to 100-nF capacitor from PVIN to GND close to IC is required.
28	BP	O	Output of the 5 V on board regulator. This regulator powers the driver stage of the controller and must be bypassed with a minimum of 2.2 $\mu$ F to the thermal pad (power stage ground, that is, GND). Low impedance bypassing of this pin to PGND is critical.
29	AGND	G	GND return for internal analog circuits.
30	ILIM	O	Current protection pin; connect a resistor from this pin to AGND sets current limit level.
31	ISHARE	I	Current sharing signal for multi-phase operation. Float this pin for single phase
32	VSHARE	B	Voltage sharing signal for multi-phase operation. Float this pin for single phase.
33	EN	I	The enable pin turns on the switcher.
34	PGD	O	Open-drain power-good status signal which provides start-up delay after the FB voltage falls within the specified limits. After the FB voltage moves outside the specified limits, PGOOD goes low.
35	SYNC	B	For frequency synchronization. This pin can be configured as sync in or sync out by MODE pin and RT pin for master and slave devices.
36	VSEL	I	Connect a resistor from this pin to AGND to select internal reference voltage.
37	SS	O	Connect a resistor from this pin to AGND to select soft-start time.
38	RT	O	Frequency setting pin. Connect a resistor from this pin to AGND to program the switching frequency. This pin also selects sync point for devices in stackable applications
39	MODE	B	Enable or disable API or body brake function, choose API threshold, also selects the operation mode in stackable applications
40	RAMP	B	Ramp level selection, with a resistor to AGND to adjust internal loop.
Thermal Pad	Thermal Tab	—	Package thermal tab, internally connected to PGND. The thermal tab must have adequate solder coverage for proper operation.

(1) I = Input, O = Output, B = Bidirectional, P = Supply, G = Ground

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT	
Input voltage <sup>(1)</sup>	VIN	-0.3	18	V	
	VIN to SW <sup>(3)</sup>		25		
	VDD	-0.3	18		
	BOOT	-0.3	34.5		
	BOOT to SW	DC	-0.3		6.5
		< 10 ns	-0.3		7
	VSEL, SS, MODE, RT, SYNC, EN, ISHARE, ILIM		-0.3		7
	RSP		-0.3		3.6
	RSN		-0.3		0.3
	PGND, GND		-0.3		0.3
	SW to PGND <sup>(4)</sup>	DC	-0.3		20
< 10 ns		-5	20		
Output voltage	BP, RAMP	-0.3	7	V	
	PGD	-0.3	7		
	VSHARE	-0.3	3.6		
Junction temperature, T <sub>J</sub>		-55	150	°C	
Storage temperature, T <sub>stg</sub>		-55	150	°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal unless otherwise noted.
- (3) VIN to SW must not exceed 25 V.
- (4) SW to PGND must not exceed 20 V.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 7.3 Recommended Operating Conditions

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Input voltage <sup>(2)</sup>	VIN		4	16	V
	VIN to SW <sup>(3)</sup>	DC	-0.1	22	
		< 10 ns		22	
	VDD		4	16	
	BOOT		-0.1	23.5	
	BOOT to SW	DC	-0.1	5.5	
		< 10 ns	-0.1	6	
	VSEL, SS, MODE, RT, SYNC, EN, ISHARE, ILIM		-0.1	5.5	
	RSP		-0.1	1.7	
	RSN		-0.1	0.1	
	PGND, GND		-0.1	0.1	
SW to PGND	DC	-0.1	18		
	< 10 ns	-5	18		
Output voltage <sup>(2)</sup>	BP, RAMP		-0.3	7	V
	PGD		-0.3	7	
	VSHARE		-0.3	3.6	
Junction temperature, T <sub>J</sub>			-40	125	°C
Storage temperature, T <sub>stg</sub>			-55	125	°C

 (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

 (3) See *Layout Guidelines* for VIN capacitor placement requirement to reduce MOSFET voltage stress.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS543C20A	UNIT
		RVF (LQFN)	
		40 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	28.9	°C/W
R <sub>θJA</sub>	Junction-to-ambient thermal resistance EVM (TPS543C20AEVM-054:6-layer, 2-oz Cu per layer, 2.75 inch by 3 inch)	12	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	18.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	4.1	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	4.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1	°C/W

 (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MOSFET <math>R_{DS(on)}</math></b>						
$R_{DS(on)HS}$	HS FET	$V_{BST} - V_{SW} = 5\text{ V}$ , $I_D = 20\text{ A}$ , $T_J = 25^\circ\text{C}$		3.4		m $\Omega$
$R_{DS(on)LS}$	LS FET	$V_{DD} = 5\text{ V}$ , $I_D = 20\text{ A}$ , $T_J = 25^\circ\text{C}$		0.9		m $\Omega$
$t_{DEAD(LtoH)}$	Power stage driver dead-time from Low-side off to High-side on <sup>(1)</sup>	$V_{DD} \geq 12\text{ V}$ , $T_J = 25^\circ\text{C}$		12		ns
$t_{DEAD(HtoL)}$	Power stage driver dead-time from High-side off to Low-side on <sup>(1)</sup>	$V_{DDN} \geq 12\text{ V}$ , $T_J = 25^\circ\text{C}$		15		ns
<b>INPUT SUPPLY and CURRENT</b>						
$V_{VIN}$	Power stage voltage		4		16	
$V_{VDD}$	VDD supply voltage		4		16	
$I_{VDD}$	VDD bias current	$T_A = 25^\circ\text{C}$ , no load, power conversion enabled (no switching)		4.3		mA
$I_{VDDSTBY}$	VDD standby current	$T_A = 25^\circ\text{C}$ , no load, power conversion disabled		4.3		mA
<b>UNDERVOLTAGE LOCKOUT</b>						
$V_{VDD\_UVLO}$	VDD UVLO rising threshold			3.8		V
$V_{VDD\_UVLO\_HYS}$	VDD UVLO hysteresis			0.2		v
$V_{VIN\_UVLO}$	VIN UVLO rising threshold			3.2		V
$V_{VIN\_UVLO\_HYS}$	VIN UVLO hysteresis			0.2		v
$V_{EN\_ON\_TH}$	EN on threshold		1.45	1.6	1.75	V
$V_{HYS}$	EN hysteresis		270	300	330	mV
$I_{EN\_LKG}$	EN input leakage current		-1	0	1	$\mu\text{A}$
<b>INTERNAL REFERENCE VOLTAGE</b>						
$V_{INTREF}$	Internal REF voltage	$R_{VSEL} = \text{OPEN}$		1000		mV
$V_{INTREFTOL}$	Internal REF voltage tolerance	$T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$	-0.5%		0.5%	
$V_{INTREF\_VSEL}$	Internal REF voltage range	Programable by VSEL (pin 36)	0.6		1.1	V
<b>OUTPUT VOLTAGE</b>						
$I_{RSP}$	RSP input current	$V_{RSP} = 600\text{ mV}$	-1		1	$\mu\text{A}$
<b>DIFFERENTIAL REMOTE SENSE AMPLIFIER</b>						
$f_{UGBW}$	Unity gain bandwidth <sup>(1)</sup>		5	8.5		MHz
A0	Open loop gain <sup>(1)</sup>		75			dB
SR	SLeW rate <sup>(1)</sup>			$\pm 10$		V/ $\mu\text{s}$
$V_{ICM}$	Input common mode range <sup>(1)</sup>		-0.2		1.7	V
$V_{OFFSET}$	Input offset voltage <sup>(1)</sup>	$V_{RSN-VGND} = 0\text{ mV}$	-1		1	mV
		$V_{RSN-VGND} = \pm 100\text{ mV}$	-1.9		1.9	

(1) Specified by design. Not production tested.

**Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SWITCHING FREQUENCY</b>						
F <sub>SW</sub>	V <sub>O</sub> switching frequency maximum frequency for multi-phase is 1MHz	V <sub>IN</sub> = 12 V, V <sub>VO</sub> = 1 V, RT = 66.5 kΩ		300		kHz
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> = 1 V, RT = 48.7 kΩ		400		
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> = 1 V, RT = 39.2 kΩ		500		
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> = 1 V, RT = 28.0 kΩ		700		
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> = 1 V, RT = 22.6 kΩ		850		
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> = 1 V, RT = 19.1 kΩ		1000		
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> = 1 V, RT = 15.4 kΩ		1200		
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> = 1 V, RT = 8.06 kΩ		2000		
t <sub>ON(min)</sub>	Minimum on-time <sup>(1)</sup>	DRVH rising to falling		30		ns
t <sub>OFF(min)</sub>	Minimum off-time <sup>(1)</sup>	DRVH falling to rising		250		ns
<b>INTERNAL BOOTSTRAP SWITCH</b>						
V <sub>F</sub>	Forward voltage	V <sub>BP-VBST</sub> , T <sub>A</sub> = 25°C, I <sub>F</sub> = 5 mA		0.1	0.2	V
<b>VSEL</b>						
VSEL	Internal reference voltage	R <sub>VSEL</sub> = 0 kΩ		0.6		V
		R <sub>VSEL</sub> = 8.66 kΩ		0.7		
		R <sub>VSEL</sub> = 15.4 kΩ		0.75		
		R <sub>VSEL</sub> = 23.7 kΩ		0.8		
		R <sub>VSEL</sub> = 34.8 kΩ		0.85		
		R <sub>VSEL</sub> = 51.1 kΩ		0.9		
		R <sub>VSEL</sub> = 78.7 kΩ		0.95		
		R <sub>VSEL</sub> = OPEN		1		
		R <sub>VSEL</sub> = 121 kΩ		1.05		
		R <sub>VSEL</sub> = 187 kΩ		1.1		
<b>SOFT START</b>						
t <sub>SS</sub>	Soft-start time	V <sub>O</sub> rising from 0 V to 95% of final set point	R <sub>SS</sub> = 0 kΩ		0.5	ms
			R <sub>SS</sub> = 8.66 kΩ		1	
			R <sub>SS</sub> = 15.4 kΩ		2	
			R <sub>SS</sub> = Open		4	
			R <sub>SS</sub> = 23.7 kΩ		5	
			R <sub>SS</sub> = 34.8 kΩ		8	
			R <sub>SS</sub> = 51.1 kΩ		12	
			R <sub>SS</sub> = 78.7 kΩ		16	
			R <sub>SS</sub> = 121 kΩ		24	
			R <sub>SS</sub> = 187 kΩ		32	
<b>POWER ON DELAY</b>						
t <sub>PODLY</sub>	Power-on delay time	Delay from enable to switching		512		μs



**Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>PGOOD COMPARATOR</b>						
V <sub>PG(thresh)</sub>	OV warning threshold on RSP pin, PGOOD fault threshold on rising	VREF = 600 mV	108	112	116	%V <sub>REF</sub>
	UV warning threshold on RSP pin, PGOOD fault threshold on falling	VREF = 600 mV	84	88	92	
V <sub>PGD(rise)</sub>	PGOOD threshold on rising and UV warning threshold de-assertion threshold at RSP pin	VREF = 600 mV		95		%V <sub>REF</sub>
V <sub>PGD(fall)</sub>	PGOOD threshold on falling and OV warning threshold de-assertion threshold at RSP pin	VREF = 600 mV		105		%V <sub>REF</sub>
R <sub>PGD</sub>	PGOOD pulldown resistance	I <sub>PGOOD</sub> = 5 mA, V <sub>RSP</sub> = 0 V	30	45	60	Ω
t <sub>PGDLY</sub>	PGOOD delay time	Delay for PGOOD going in		1.024		ms
		Delay for PGOOD coming out			2	μs
V <sub>PGD(OL)</sub>	PGOOD output low level voltage at no supply voltage	VDD=0, I <sub>PGOOD</sub> = 80 μA			0.8	V
I <sub>PGLK</sub>	PGOOD leakage current	V <sub>PGOOD</sub> = 5 V			15	μA
<b>CURRENT SHARE ACCURACY</b>						
I <sub>SHARE(acc)</sub>	Output current sharing accuracy among stackable devices, defined as the ratio of the current difference between devices to total current(sensing error only) <sup>(1)</sup>	I <sub>OUT</sub> ≥ 20 A/phase	-15%		15%	
		I <sub>OUT</sub> ≤ 20 A/phase		±3		A
<b>CURRENT DETECTION</b>						
V <sub>ILIM</sub>	V <sub>TRIP</sub> voltage range	R <sub>dson</sub> sensing	0.1		1.2	V
I <sub>OC</sub>	Low-side FET current protection threshold and tolerance	R <sub>LIM</sub> = 33.2 kΩ		35		A
		OC tolerance		±10%		
I <sub>OC</sub>	Low-Side FET current protection threshold and tolerance	R <sub>LIM</sub> = 23.7 kΩ		25		A
		OC tolerance		±15%		
I <sub>OC_N</sub>	Negative current limit threshold	Valley-point current sense		-23		A
I <sub>CLMP_LO</sub>	Clamp current at V <sub>TRIP</sub> clamp at lowest	25°C, V <sub>TRIP</sub> = 0.1 V	5.5	6.5	7.5	A









**Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>HIGH-SIDE SHORT-CIRCUIT PROTECTION</b>						
$I_{HSOC}$	High-side short circuit protection fault threshold <sup>(1)</sup>			55		A
<b>OV / UV PROTECTION</b>						
$V_{OVP}$	OVP threshold voltage	OVP detect voltage	113	117	121	%VREF
$t_{OVPDLY}$	OVP response time <sup>(1)</sup>	OVP response time with 100-mV overdrive			1	μs
$V_{UVP}$	UVP threshold voltage	UVP detect voltage	79	83	87	%VREF
$t_{UVPDLY}$	UVP delay <sup>(1)</sup>	UVP delay			1.5	μs
$t_{HICDLY}$	Hiccup delay time	Regular $t_{SS}$ setting		$7 \times t_{SS}$		ms
<b>BP LDO REGULATOR</b>						
BP	LDO output voltage	$V_{IN} = 12\text{ V}$ , $I_{LOAD} = 0\text{ to }10\text{ mA}$	4.5	5	5.5	V
$V_{BPUVLO}$	BP UVLO threshold voltage	Wakeup		3.32		V
		Shutdown		3.11		
$V_{LDOBP}$	LDO low dropout voltage	$V_{IN} = 4.5\text{ V}$ , $I_{LOAD} = 30\text{ mA}$ , $T_A = 25^\circ\text{C}$			365	mV
$I_{LDOMAX}$	LDO overcurrent limit	$V_{IN} = 12\text{ V}$ , $T_A = 25^\circ\text{C}$		100		mA
<b>SYNCHRONIZATION</b>						
$V_{IH(SYNC)}$	High-level input voltage		2			V
$V_{IL(SYNC)}$	Low-level input voltage				0.8	
$t_{PSW(SYNC)}$	Sync input minimum pulse width				100	ns
$F_{SYNC}$	Synchronization frequency		300		2000	kHz
	Dual-phase		300		1000	
$t_{SYNC\text{ to SW}}$	Sync to SW delay tolerance, percentage from phase-to-phase <sup>(1)</sup>	$F_{SYNC} = 300\text{ kHz to }1\text{ MHz}$ ,		10%		
$t_{Lose\_SYNC\_delay}$	Delay when lose sync clock <sup>(1)</sup>	$F_{SYNC} = 300\text{ kHz}$		5		μs
<b>THERMAL SHUTDOWN</b>						
$T_{SDN}$	Built-in thermal shutdown threshold <sup>(1)</sup>	Shutdown temperature	155	165		°C
		Hysteresis		30		

## 7.6 Typical Characteristics

V<sub>IN</sub> = V<sub>DD</sub> = 12 V, T<sub>A</sub> = 25°C, R<sub>RT</sub> = 40.2 kΩ, T<sub>A</sub> = 25°C (unless otherwise specified)



TPS543C20A

SLUSDE0 – DECEMBER 2018

www.ti.com

Typical Characteristics (continued)

V<sub>IN</sub> = V<sub>DD</sub> = 12 V, T<sub>A</sub> = 25°C, R<sub>RT</sub> = 40.2 kΩ, T<sub>A</sub> = 25°C (unless otherwise specified)




Figure 10. Output Voltage vs Output Current




Figure 11. Start-Up From EN




Figure 12. Output Voltage Start-Up and Shutdown





Figure 13. Output Voltage Ripple at Steady State

Typical Characteristics (continued)

VIN = VDD = 12 V, TA = 25°C, RRT = 40.2 kΩ, TA = 25°C (unless otherwise specified)



15 A to 25 A to 15 A, 10-A Step at 40 A/μs

Figure 14. Output Voltage Transient Response


## 8 Detailed Description

### 8.1 Overview

The device is 40-A, high-performance, synchronous buck converter with two integrated N-channel NexFET™ power MOSFETs. These devices implement the fixed frequency non-compensation mode control. Safe pre-bias capability eliminates concerns about damaging sensitive loads. Two devices can be paralleled together to provide up to -A load. Current sensing for over-current protection and current sharing between devices is done by sampling a small portion of the power stage current providing accurate information independent on the device temperature.

**Advanced Current Mode (ACM)** is an emulated peak current control topology. It supports stable static and transient operation without complex external compensation design. This control architecture includes an internal ramp generation network that emulates inductor current information, enabling the use of low ESR output capacitors such as multi-layered ceramic capacitors (MLCC). The internal ramp also creates a high signal to noise ratio for good noise immunity. The has 10 ramp options (see [Ramp Selections](#) for detail) to optimize internal loop for various inductor and output capacitor combinations with only a simple resistor to GND. The is easy to use and allows low external component count with fast load transient response. Fixed-frequency modulation also provides ease-of-filter design to overcome EMI noise.

### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

### 8.3 Feature Description

The device is a high-performance, integrated FET converter supporting current rating up to 40-A thermally. It integrates two N-channel NexFET™ power MOSFETs, enabling high power density and small PCB layout area. The drain-to-source breakdown voltage for these FETs is 25-V DC and transient. Avalanche breakdown occurs if the absolute maximum voltage rating exceeds 25 V. In order to limit the switch node ringing of the device, TI recommends adding a R-C snubber from the SW node to the PGND pins. *Also a 10~100nF capacitor from VIN (Pin 25) to GND (Pin 7) is mandatory to reduce high side FET stress.* Refer to [Layout Guidelines](#) for the detailed recommendations.

The typical on-resistance (RDS(on)) for the high-side MOSFET is 3.4 mΩ and typical on-resistance for the low-side MOSFET is 0.9 mΩ with a nominal gate voltage (VGS) of 5 V.

### 8.4 Device Functional Modes

#### 8.4.1 Soft-Start Operation

In the TPS543C20A device, the soft-start time controls the inrush current required to charge the output capacitor bank during start-up. The device offers 10 selectable soft-start options ranging from 0.5 ms to 32 ms. When the device is enabled the reference voltage ramps from 0 V to the final level defined by VSEL pin strap configuration, in a given soft-start time, which can be selected by SS pin. See [Table 1](#) for details.

**Table 1. SS Pin Configuration**

SS TIME (ms)	RESISTOR VALUE (kΩ) <sup>(1)</sup>
0.5	0
1	8.66
2	15.4
5	23.7
4	OPEN
8	34.8
12	51.1
16	78.7
24	121
32	187

(1) The E48 series resistors with no more than 1% tolerance are recommended.

#### 8.4.2 Input and VDD Undervoltage Lockout (UVLO) Protection

The provides fixed VIN and VDD undervoltage lockout threshold and hysteresis. The typical VIN turnon threshold is 3.2 V and hysteresis is 0.2 V. The typical VDD turnon threshold is 3.8 V and hysteresis is 0.2 V. No specific power-up sequence is required.

#### 8.4.3 Power Good and Enable

The has power-good output that indicates logic high when output voltage is within the target. The power-good function is activated after soft-start has finished. When the soft-start ramp reaches 90% of setpoint, PGOOD detection function will be enabled. If the output voltage becomes within ±8% of the target value, internal comparators detect power-good state and the power good signal becomes high after a delay. If the output voltage goes outside of ±12% of the target value, the power good signal becomes low after an internal delay. The power-good output is an open-drain output and must be pulled up externally.

This part has internal pull up for EN. EN is internally pulled up to BP when EN pin is floating. EN can be pulled low through external grounding. When EN pin voltage is below its threshold, enters into shutdown operation, and the minimum time for toggle EN to reset is 5 μs.

### 8.4.4 Voltage Reference

VSEL pin strap is used to program initial boot voltage value from 0.6 V to 1.1 V by the resistor connected from VSEL to AGND. The initial boot voltage is used to program the main loop voltage reference point. VSEL voltage settings provide TI designated discrete internal reference voltages. Table 2 lists internal reference voltage selections.

**Table 2. VSEL Pin Configuration**

DEFAULT Vref (V)	RESISTOR VALUE (k $\Omega$ ) <sup>(1)</sup>
0.6	0
0.7	8.66
0.75	15.4
0.8	23.7
0.85	34.8
0.9	51.1
0.95	78.7
1.0	OPEN
1.05	121
1.1	187


(1) The E48 series resistors with no worse than 1% tolerance are recommended

### 8.4.5 Prebiased Output Start-up

The device prevent current from being discharged from the output during start-up, when a pre-biased output condition exists. No SW pulses occur until the internal soft-start voltage rises above the error amplifier input voltage, if the output is pre-biased. As soon as the soft-start voltage exceeds the error amplifier input, and SW pulses start, the device limits synchronous rectification after each SW pulse with a narrow on-time. The low-side MOSFET on-time slowly increases on a cycle-by-cycle basis until 128 pulses have been generated and the synchronous rectifier runs fully complementary to the high-side MOSFET. This approach prevents the sinking of current from a pre-biased output, and ensures the output voltage start-up and ramp-to regulation sequences are smooth and monotonic.

### 8.4.6 Internal Ramp Generator

Internal ramp voltage is generated from duty cycle that contains emulated inductor ripple current information and then feed it back for control loop regulation and optimization according to required output power stage, duty ratio and switching frequency. Internal ramp amplitude is set by RAMP pin by adjusting an internal ramp generation capacitor  $C_{RAMP}$ , selected by the resistor connected from MODE pin to GND. For best performance, we recommend ramp signal to be no more than 4 times of output ripple signal for all Low ESR output capacitor (MLCC) applications, or no more than 2 times larger than output ripple signal for regular ESR output capacitor (Pos-cap) applications. For design recommendation, see the design tool at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).



**Figure 15. Internal Ramp Generator**



### 8.4.6.1 Ramp Selections

RAMP pin sets internal ramp amplitude for the control loop. RAMP amplitude is determined by internal RC, selected by the resistor connected from MODE pin to GND, to optimize the control loop. See [Table 3](#).

**Table 3. RAMP Pin-Strapping Selection**


$C_{RAMP}$ (pF)	RESISTOR VALUE (k $\Omega$ ) <sup>(1)</sup>
1	0
1.42	8.66
1.94	15.4
2.58	23.7
3.43	34.8
4.57	51.1
6.23	78.7
8.91	121
14.1	187
29.1	Open

(1) The E48 series resistors with tolerance of 1% or less are recommended.


### 8.4.7 Switching Frequency

The converter supports analog frequency selections from 300 kHz to 2 MHz, for stand alone device and sync frequency from 300 kHz to 1 MHz for stackable configuration. The RT pin also sets clock sync point (SP) for the slave device.

#### Switching Frequency Configuration for Stand-alone and Master Device in Stackable Configuration



**Figure 16. Standalone: RT Pin Sets the Switching Frequency**



**Figure 17. Stackable: Master (as Clock Master) RT Pin Sets Switching Frequency, and passes it to Slave**

Resistor  $R_{RT}$  sets the continuous switching frequency selection by

$$R_{RT} = \frac{20 \times 10^9}{f_{SW}} - \frac{f_{SW} \times 2}{2000}$$


where

- R is the resistor from RT pin to GND, in  $\Omega$
- $f_{SW}$  is the desired switching frequency, in Hz

(1)

### 8.4.8 Clock Sync Point Selection

The device implements an unique clock sync scheme for phase interleaving during stackable configuration. The device will receive the clock through sync pin and generate sync points for another device to sync to one of them to achieve phase interleaving. Sync point options can be selected through RT pin when 1) device is configured as master sync in, 2) device is configured as slave. See [Table 5](#) for control mode selection.



**Figure 18. 2-Phase Stackable with 180° Clock Phase Shift**

**Table 4. RT Pin Sync Point Selection**

CLOCK SYNC OPTIONS	RESISTOR VALUE (kΩ)
<b>0 (0° Interleaving)</b>	<b>0</b>
1/4 (90° Interleaving)	8.66
1/3 (120° Interleaving)	15.4
2/3 (240° Interleaving)	23.7
3/4 (270° Interleaving)	34.8
<b>1/2 (180° Interleaving)</b>	<b>OPEN</b>

### 8.4.9 Synchronization and Stackable Configuration

The device can synchronize to an external clock which must be equal to or higher than internal frequency setting. For stand alone device, the external clock should be applied to the SYNC pin before VDD ramps up. A sudden change in synchronization clock frequency causes an associated control loop response, resulting in an overshoot or undershoot on the output voltage.


In dual phase stackable configuration:

1. when there is no external system clock applied, the master device will be configured as clock master, sending out pre-set switching frequency clock to slave device through SYNC pin. Slave receives this clock as switching clock with phase interleaving.
2. when a system clock is applied, both master and slave devices will be configured as clock slave, they sync to the external system clock as switching frequency with proper phase shift

### 8.4.10 Dual-Phase Stackable Configurations

#### 8.4.10.1 Configuration 1: Master Sync Out Clock-to-Slave

- Direct SYNC, VSHARE and ISHARE connections between master and slave.
- Switching frequency is set by RT pin of master, and pass to slave through SYNC pin. SYNC pin of master will be configured as sync out by it's MODE pin.
- Slave receives clock from SYNC pin. Its RT pin determines the sync point for clock phase shift.



**Figure 19. 2-Phase Stackable with 180° Phase Shift: Master Sync Out Clock-to-Slave**

#### 8.4.10.2 Configuration 2: Master and Slave Sync to External System Clock

- Direct connection between external clock and SYNC pin of master and slave.
- Direct VSHARE and ISHARE connections between master and slave.
- SYNC pin of master is configured as sync in by its MODE pin.
- Master and slave receive external system clock from SYNC pin. Their RT pin determine the sync point for clock phase shift.




Figure 20. 2-Phase Stackable with 180° Phase Shift: Master and Slave Sync to External System Clock

### 8.4.11 Operation Mode

The operation mode and API/body brake feature is set by the MODE pin. They are selected by the resistor connected from MODE pin to GND. Mode pin sets the device to be stand-alone mode or stackable mode. In stand-alone mode, MODE pin sets the API on/off or trigger point sensitivity of API (1× stands for most sensitive and 4× stands for least sensitive). In stackable mode, the MODE pin sets the device as master or slave, as well as SYNC pin function (sync in or sync out) of the master device.

Table 5. MODE Pin-Strapping Selection

CONTROL MODE SELECTION	API/BODY BRAKE	RESISTOR VALUE (kΩ) and API/BB Threshold <sup>(1)</sup>	NOTE
Standalone API/body brake	API OFF BB OFF	Open	<ul style="list-style-type: none"> <li>• Sync pin to receive clock</li> <li>• RT pin to set frequency</li> </ul>
	API ON BB OFF	15.4, API = 35 mV	
	API ON BB ON (API Threshold Setting)	121, API = 15 mV, BB = 30 mV	
		187, API = 25 mV, BB = 30 mV	
		8.66, API = 35 mV, BB = 30 mV	
78.7, API = 45 mV, BB = 30 mV			
(Master sync out)	API OFF BB OFF	23.7	<ul style="list-style-type: none"> <li>• Sync pin to send out clock</li> <li>• RT pin to set frequency</li> </ul>
(Master sync in)		34.8	<ul style="list-style-type: none"> <li>• Sync pin to receive clock</li> <li>• RT pin to set sync point</li> </ul>
(Slave sync In)		51.1	<ul style="list-style-type: none"> <li>• Sync pin to receive clock</li> <li>• RT pin to set sync point</li> </ul>

(1) The E48 series resistors with tolerance of 1% or less are recommended.

### 8.4.12 API/Body Brake

is a true fixed frequency converter. The major limitation for any fixed frequency converter is that during transient load step up, the converter needs to wait for the next clock cycle to response to the load change, depending on loop bandwidth design and the timing of load transient, this delay time could cause additional output voltage drop. implements a special circuitry to improve transient performance. During load step up, the converter senses both the speed and the amplitude of the output voltage change, if the output voltage change is fast and big enough, the converter will issue an additional PWM pulse before the next available clock cycle to stop output voltage from further dropping, thus reducing the undershoot voltage.

During load step-down, implements a body-brake function, that turns off both high-side and low-side FET, and allows power to dissipate through the low-side body diode, reducing overshoot. This approach is very effective while having some impact on efficiency during transient. See Figure 21 and Figure 22.




Figure 21. Undershoot Comparison with API ON/OFF

Figure 22. Overshoot Comparison with Body Brake ON/OFF

### 8.4.13 Sense and Overcurrent Protection

#### 8.4.13.1 Low-Side MOSFET Overcurrent Protection

The utilizes ILIM pin to set the OCP level. The ILIM pin must be connected to AGND through the ILIM voltage setting resistor, RILIM. The ILIM terminal sources IILIM current, which is around 11.2 μA typically at room temperature, and the ILIM level is set to the OCP ILIM voltage VILIM as shown in Equation 2. In order to provide both good accuracy and cost effective solution, supports temperature compensated MOSFET R<sub>DS(on)</sub> sensing.

$$V_{ILIM}(\text{mV}) = R_{ILIM}(\text{k}\Omega) \times I_{ILIM}(\mu\text{A})$$

Consider R<sub>DS(on)</sub> variation vs VDD in calculation (2)

Also, performs both positive and fixed negative inductor current limiting.

The inductor current is monitored by the voltage between GND pin and SW pin during the OFF time. ILIM has 1200 ppm/°C temperature slope to compensate the temperature dependency of the R<sub>DS(on)</sub>. The GND pin is used as the positive current sensing node.

The device has cycle-by-cycle over-current limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent ILIM level. V<sub>ILIM</sub> sets the peak level of the inductor current. Thus, the load current at the overcurrent threshold, I<sub>OCP</sub>, can be calculated as shown in .

$$I_{OCP} = \frac{V_{ILIM}}{16 \times R_{DS(on)}} - \frac{I_{IND(ripple)}}{2}$$

$$= \frac{V_{ILIM}}{16 \times R_{DS(on)}} - \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

where

- R<sub>DS(on)</sub> is the on-resistance of the low-side MOSFET. (3)

Equation 3 is valid for VDD ≥ 5 V. Use 0.58 mΩ for R<sub>DS(on)</sub> in calculation, which is the pure on-resistance for current sense.

If an overcurrent event is detected in a given switching cycle, the device increments an overcurrent counter. When the device detects three consecutive overcurrent (either high-side or low-side) events, the converter responds, entering continuous restart hiccup. In continuous hiccup mode, the device implements a 7 soft-start cycle timeout, followed by a normal soft-start attempt. When the overcurrent fault clears, normal operation resumes; otherwise, the device detects overcurrent and the process repeats.

#### **8.4.13.2 High-Side MOSFET Overcurrent Protection**

The device also implements a fixed high-side MOSFET overcurrent protection to limit peak current, and prevent inductor saturation in the event of a short circuit. The device detects an overcurrent event by sensing the voltage drop across the high-side MOSFET during ON state. If the peak current reaches the IHOSC level on any given cycle, the cycle terminates to prevent the current from increasing any further. High-side MOSFET overcurrent events are counted. If the devices detect three consecutive overcurrent events (high-side or low-side), the converter responds by entering continuous restart hiccup.

#### **8.4.14 Output Overvoltage and Undervoltage Protection**

The device includes both output overvoltage protection and output undervoltage protection capability. The devices compare the RSP pin voltage to internal selectable pre-set voltages. If the RSP voltage with respect to RSN voltage rises above the output overvoltage protection threshold, the device terminates normal switching and turns on the low-side MOSFET to discharge the output capacitor and prevent further increases in the output voltage. Then the device enters continuous restart hiccup.

If the RSP pin voltage falls below the undervoltage protection level, after soft-start has completed, the device terminates normal switching and forces both the high-side and low-side MOSFETs off, then enters hiccup time-out delay prior to restart.

#### **8.4.15 Overtemperature Protection**

An internal temperature sensor protects the devices from thermal runaway. The internal thermal shutdown threshold,  $T_{SD}$ , is fixed at 165°C typical. When the devices sense a temperature above  $T_{SD}$ , power conversion stops until the sensed junction temperature falls by the thermal shutdown hysteresis amount; then, the device starts up again.

#### **8.4.16 RSP/RSN Remote Sense Function**

RSP and RSN pins are used for remote sensing purpose. In the case where feedback resistors are required for output voltage programming, the RSP pin should be connected to the mid-point of the resistor divider and the RSN pin should always be connected to the load return.

When feedback resistors are not required as when the VSEL programs the output voltage set point, connect the RSP pin to the positive sensing point of the load and the RSN pin should always be connected to the load return. RSP and RSN pins are extremely high-impedance input terminals of the true differential remote sense amplifier. The feedback resistor divider should use resistor values much less than 100 k $\Omega$ . A simple rule of thumb is to use a 10-k $\Omega$  lower divider resistor and then size the upper resistor to achieve the desired ratio.




Figure 23. Remote Sensing With Feedback Resistors




Figure 24. Remote Sensing Without Feedback Resistors

### 8.4.17 Current Sharing

When devices operate in dual-phase stackable application, a current sharing loop maintains the current balance between devices. Both devices share the same internal control voltage through VSHARE pin. The sensed current in each phase is compared first in a current share block by connecting ISHARE pin of each device, then the error current is added into the internal loop. The resulting voltage is compared with the PWM ramp to generate the PWM pulse.

### 8.4.18 Loss of Synchronization

During sync clock condition, each individual converter will continuously compare current falling edge and previous falling edge, if current falling edge exceeded a 1us delay versus previous pulse, converter will declare a lost sync fault, and response by pulling down ISHARE to shut down all phases.




Figure 25. Switching Response When Sync Clock Lost

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS543C20A device is a highly-integrated synchronous step-down DC/DC converter. The device is used to convert a higher DC input voltage to a lower DC output voltage, with a maximum output current of 40 A. Use the following design procedure to select key component values for this device.

### 9.2 Typical Application: TPS543C20A Stand-alone Device




Figure 26. 4.5-V to 16-V Input, 1-V Output, 40-A Converter



## 9.2.1 Design Requirements

For this design example, use the input parameters shown in [Table 6](#).

**Table 6. Design Example Specifications**

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage		4	12		V
$V_{IN(ripple)}$	Input ripple voltage	$I_{OUT} = A$			0.4	V
$V_{OUT}$	Output voltage			0.9		V
	Line regulation	$5\text{ V} \leq V_{IN} \leq 16\text{ V}$			0.5%	
	Load regulation	$0\text{ V} \leq I_{OUT} \leq A$			0.5%	
$V_{PP}$	Output ripple voltage	$I_{OUT} = A$		20		mV
$V_{OVER}$	Transient response overshoot	$I_{STEP} = 10\text{ A}$		50		mV
$V_{UNDER}$	Transient response undershoot	$I_{STEP} = 10\text{ A}$		50		mV
$I_{OUT}$	Output current	$5\text{ V} \leq V_{IN} \leq 16\text{ V}$		35	40	A
$t_{SS}$	Soft-start time	$V_{IN} = 12\text{ V}$		4		ms
$I_{OC}$	Overcurrent trip point <sup>(1)</sup>			45		A
$\eta$	Peak efficiency	$I_{OUT} = A, V_{IN} = 12\text{ V}, V_{DD} = 5\text{ V}$		90%		
$f_{SW}$	Switching frequency		300	500	700	kHz

(1) DC overcurrent level

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS543C20A device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 9.2.2.2 Switching Frequency Selection

Select a switching frequency for the TPS543C20A. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which decrease efficiency and impact thermal performance. In this design, a moderate switching frequency of 500 kHz achieves both a small solution size and a high efficiency operation is selected. The device supports continuous switching frequency programming; see [Equation 4](#). additional considerations (internal ramp compensation) other than switching frequency need to be included.

$$R_{RT} = \frac{20 \times 10^9}{500 \times 10^3} - 2 \times \frac{500 \times 10^3}{2000} = 39.5 \text{ k}\Omega \quad (4)$$

In this case, a standard resistor value of 40.2 kΩ is selected.

### 9.2.2.3 Inductor Selection

To calculate the value of the output inductor (L), use Equation 5. The coefficient  $K_{IND}$  represents the amount of inductor-ripple current relative to the maximum output current. The output capacitor filters the inductor-ripple current. Therefore, selecting a high inductor-ripple current impacts the selection of the output capacitor because the output capacitor must have a ripple-current rating equal to or greater than the inductor-ripple current. Generally, the  $K_{IND}$  must be kept between 0.1 and 0.3 for balanced performance. Using this target ripple current, the required inductor size can be calculated as shown in .

$$L = \frac{V_{OUT}}{V_{IN} \times f_{SW}} - \frac{V_{IN} - V_{OUT}}{I_{OUT} \times K_{IND}} = \frac{1 \text{ V} \times (12 \text{ V} - 1 \text{ V})}{12 \text{ V} \times 500 \text{ kHz} \times 40 \text{ A} \times 0.1} = 458 \text{ nH} \quad (5)$$

A standard inductor value of 470 nH is selected. For this application, Würth 744309047 was used from the web-orderable EVM.

### 9.2.2.4 Input Capacitor Selection

The TPS543C20A devices require a high-quality, ceramic, type X5R or X7R, input decoupling capacitor with a value of at least 1 μF of effective capacitance on the VDD pin, relative to AGND. The power stage input decoupling capacitance (effective capacitance at the PVIN and PGND pins) must be sufficient to supply the high switching currents demanded when the high-side MOSFET switches on, while providing minimal input voltage ripple as a result. This effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple to the device during full load. The input ripple current can be calculated using Equation 6.

$$I_{CIN(rms)} = I_{OUT(max)} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \frac{(V_{IN} - V_{OUT})}{V_{IN}}} = 16 \text{ Arms} \quad (6)$$

The minimum input capacitance and ESR values for a given input voltage ripple specification,  $V_{IN(ripple)}$ , are shown in Equation 7 and Equation 8. The input ripple is composed of a capacitive portion,  $V_{RIPPLE(cap)}$ , and a resistive portion,  $V_{RIPPLE(esr)}$ .

$$C_{IN(min)} = \frac{I_{OUT(max)} \times V_{OUT}}{V_{RIPPLE(cap)} \times V_{IN(max)} \times f_{SW}} = 38.5 \text{ }\mu\text{F} \quad (7)$$

$$ESR_{CIN(max)} = \frac{V_{RIPPLE(ESR)}}{I_{OUT(max)} + \left(\frac{I_{RIPPLE}}{2}\right)} = 7 \text{ m}\Omega \quad (8)$$

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor must also be selected with the DC bias taken into account. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this design, allow 0.1-V input ripple for  $V_{RIPPLE(cap)}$ , and 0.3-V input ripple for  $V_{RIPPLE(esr)}$ . Using Equation 7 and Equation 8, the minimum input capacitance for this design is 38.5 μF, and the maximum ESR is 9.4 mΩ. For this example, four 22-μF, 25-V ceramic capacitors and one additional 100-μF, 25-V low-ESR polymer capacitors in parallel were selected for the power stage.

### 9.2.2.5 Bootstrap Capacitor Selection

A ceramic capacitor with a value of 0.1 μF must be connected between the BOOT and SW pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. Use a capacitor with a voltage rating of 25 V or higher.

### 9.2.2.6 BP Pin

Bypass the BP pin to GND with 4.7- $\mu$ F of capacitance. In order for the regulator to function properly, it is important that these capacitors be localized to the TPS543C20A, with low-impedance return paths. See [Power Good and Enable](#) section for more information.

### 9.2.2.7 R-C Snubber and VIN Pin High-Frequency Bypass

Though it is possible to operate the TPS543C20A within absolute maximum ratings without ringing reduction techniques, some designs may require external components to further reduce ringing levels. This example uses two approaches: a high frequency power stage bypass capacitor on the VIN pins, and an R-C snubber between the SW area and GND.

The high-frequency VIN bypass capacitor is a lossless ringing reduction technique which helps minimize the outboard parasitic inductances in the power stage, which store energy during the low-side MOSFET on-time, and discharge once the high-side MOSFET is turned on. For this example twin 2.2-nF, 25-V, 0603-sized high-frequency capacitors are used. The placement of these capacitors is critical to its effectiveness.

Additionally, an R-C snubber circuit is added to this example. To balance efficiency and spike levels, a 1-nF capacitor and a 1- $\Omega$  resistor are chosen. In this example a 0805-sized resistor is chosen, which is rated for 0.125 W, nearly twice the estimated power dissipation. See [SLUP100](#) for more information about snubber circuits.

### 9.2.2.8 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor affects three criteria:

- Stability
- Regulator response to a change in load current or load transient
- Output voltage ripple

These three considerations are important when designing regulators that must operate where the electrical conditions are unpredictable. The output capacitance needs to be selected based on the most stringent of these three criteria.

#### 9.2.2.8.1 Response to a Load Transient

The output capacitance must supply the load with the required current when current is not immediately provided by the regulator. When the output capacitor supplies load current, the impedance of the capacitor greatly affects the magnitude of voltage deviation (such as undershoot and overshoot) during the transient.

Use [Equation 9](#) and [Equation 10](#) to estimate the amount of capacitance needed for a given dynamic load step and release.

---

#### NOTE

There are other factors that can impact the amount of output capacitance for a specific design, such as ripple and stability.

---

$$C_{OUT(min\_under)} = \frac{L \times \Delta I_{LOAD(max)}^2}{2 \times \Delta V_{LOAD(INSERT)} \times (V_{IN} - V_{OUT})} + \frac{\Delta I_{LOAD(max)} \times (1-D) \times t_{SW}}{\Delta V_{LOAD(INSERT)}} \quad (9)$$

$$C_{OUT(min\_over)} = \frac{L_{OUT} \times (\Delta I_{LOAD(max)})^2}{2 \times \Delta V_{LOAD(release)} \times V_{OUT}}$$

where

- $C_{OUT(min\_under)}$  is the minimum output capacitance to meet the undershoot requirement
  - $C_{OUT(min\_over)}$  is the minimum output capacitance to meet the overshoot requirement
  - D is the duty cycle
  - L is the output inductance value (0.47  $\mu$ H)
  - $\Delta I_{LOAD(max)}$  is the maximum transient step (10 A)
  - $V_{OUT}$  is the output voltage value (900 mV)
  - $t_{SW}$  is the switching period (2  $\mu$ s)
  - $V_{IN}$  is the minimum input voltage for the design (12 V)
  - $\Delta V_{LOAD(insert)}$  is the undershoot requirement (50 mV)
  - $\Delta V_{LOAD(release)}$  is the overshoot requirement (50 mV) (10)
- This example uses a combination of POSCAP and MLCC capacitors to meet the overshoot requirement.
    - POSCAP bank #1: 2  $\times$  330  $\mu$ F, 2.5 V, 3 m $\Omega$  per capacitor
    - MLCC bank #2: 3  $\times$  100  $\mu$ F, 6.3 V, 1 m $\Omega$  per capacitor

#### 9.2.2.8.2 Ramp Selection Design to Ensure Stability

Certain criteria is recommended for to achieve optimized loop stability, bandwidth and switching jitter performance. As a rule of thumb, the internal ramp voltage should be 2~4 times bigger than the output capacitor ripple (capacitive ripple only). is defined to be ease-of-use, for most applications, TI recommends ramp resistor to be 187 k $\Omega$  to achieve the optimized jitter and loop response. For detailed design procedure, see the WEBENCH® Power Designer.

9.2.3 Application Curves




Figure 27. Transient Response of 0.9-V Output at 12-V<sub>IN</sub>, Transient is 15 A to 25 A to 15 A, the Step is 10 A at 40 A/μs




Figure 28. Output Ripple and SW Node of 0.9-V Output at 12-V<sub>IN</sub>, -A Output




Figure 29. Output Ripple and SW Node of 0.9-V Output at 12-V<sub>IN</sub>, 0-A Output




Figure 30. Start up from Control, 0.9-V Output at 12-V<sub>IN</sub>, 10-mA Output




Figure 31. 0.5-V Prebias start up from Control, 0.9-V Output at 12-V<sub>IN</sub>, 20-A Output





Figure 32. Output Voltage Start-up and Shutdown, 0.9-V Output at 12-V<sub>IN</sub>, 0.5-A Output

### 9.3 System Example

#### 9.3.1 Two-Phase Stackable



**Figure 33. 2-Phase Stackable**

See [Synchronization and Stackable Configuration](#) section.

System Example (continued)

9.3.1.1 Application Curves




Figure 34. Transient Response of 0.9-V Output at 12 VIN, Transient is 25 A to 50 A, Step is 25 A at 30 A/μs




Figure 35. Transient Response of 25-A to 50-A Load at 30 A/μs Rise




Figure 36. Transient Response of 50-A to 25-A Load at 30 A/μs Fall




Figure 37. Output Ripple and SW Node of 0.9-V Output at 12 VIN, -A Output




Figure 38. Output Ripple and SW Node of 0.9-V Output at 12 VIN, 0-A Output




Figure 39. Start up from Enable, 0.9-V Output at 12 VIN, 80-A Output

System Example (continued)




Figure 40. 0.6-V Pre-Bias Start Up From Enable, 0.9-V Output at 12 V<sub>IN</sub>, 0-A Output




Figure 41. Output Voltage Start-up and Shutdown, 0.9-V Output at 12 V<sub>IN</sub>, 5-A Output




Figure 42. Master-Slave 180° Synchronization

10 Power Supply Recommendations

This device is designed to operate from an input voltage supply between 4 V and 16 V. Ensure the supply is well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is the quality of the PCB layout and grounding scheme. See the recommendations in [Layout](#).



## 11 Layout

### 11.1 Layout Guidelines

- It is absolutely critical that all GND pins, including AGND (pin 29), GND (pin 27), and PGND (pins 13, 14, 15, 16, 17, 18, 19, and 20) are connected directly to the thermal pad underneath the device via traces or plane. The number of thermal vias needed to support 40-A thermal operation should be as many as possible; in the EVM design orderable on the Web, a total of 23 thermal vias are used. The TPS543C20EVM-799 is available for purchase at ti.com.
- Place the power components (including input/output capacitors, output inductor, and TPS543C20 device) on one side of the PCB (solder side). At least one or two inner layers/planes must be inserted, connecting to power ground, in order to shield and isolate the small signal traces from noisy power lines.
- Place the VIN decoupling capacitors as close to the PVIN and PGND as possible to minimize the input AC current loop. The high frequency decoupling capacitor (1 nF to 0.1  $\mu$ F) should be placed next to the PVIN pin and PGND pin as close as the spacing rule allows. This helps suppressing the switch node ringing.
- Place a 10-nF to 100-nF capacitor close to IC from Pin 25 VIN to Pin 27 GND.
- Place VDD and BP decoupling capacitors as close to the device pins as possible. Do not use PVIN plane connection for VDD. VDD needs to be tapped off from PVIN with separate trace connection. Ensure to provide GND vias for each decoupling capacitor and make the loop as small as possible.
- The PCB trace defined as switch node, which connects the SW pins and up-stream of the output inductor should be as short and wide as possible. In web orderable EVM design, the SW trace width is 400 mil. Use separate via or trace to connect SW node to snubber and bootstrap capacitor. Do not combine these connections.
- All sensitive analog traces and components such as RAMP, RSP, RSN, ILIM, MODE, VSEL and RT should be placed away from any high voltage switch node (itself and others), such as SW and BOOT to avoid noise coupling. In addition, MODE, VSEL, ILIM, RAMP and RT programming resistors should be placed near the device/pins.
- The RSP and RSN pins operate as inputs to a differential remote sense amplifier that operates with very high impedance. It is essential to route the RSP and RSN pins as a pair of diff-traces in Kelvin-sense fashion. Route them directly to either the load sense points (+ and –) or the output bulk capacitors. The internal circuit uses the RSP pin for on-time adjustment. It is critical to tie the RSP pin directly tied to VOUT (load sense point) for accurate output voltage result.
- Use caution when routing of the SYNC, VSHARE and ISHARE traces for 2-phase configurations. The SYNC trace carries a rail-to-rail signal and should be routed away from sensitive analog signals, including the VSHARE, ISHARE, RT, and FB signals. The VSHARE and ISHARE traces should also be kept away from fast switching voltages or currents formed by the PVIN, AVIN, SW, BOOT, and BP pins.

## 11.2 Layout Example






Figure 43. Example Layout

### 11.3 Package Size, Efficiency and Thermal Performance

The TPS543C20A device is available in a 5 mm × 7 mm, QFN package with 40 power and I/O pins. It employs TI proprietary MCM packaging technology with thermal pad. With a properly designed system layout, applications achieve optimized safe operating area (SOA) performance. The curves shown in and are based on the orderable evaluation module design.



Package Size, Efficiency and Thermal Performance (continued)




Figure 47. Recommended Reflow Oven Thermal Profile

Table 7. Recommended Thermal Profile Parameters

PARAMETER		MIN	TYP	MAX	UNIT
<b>RAMP UP AND RAMP DOWN</b>					
r <sub>RAMP(up)</sub>	Average ramp-up rate, T <sub>S(MAX)</sub> to T <sub>P</sub>			3	°C/s
r <sub>RAMP(down)</sub>	Average ramp-down rate, T <sub>P</sub> to T <sub>S(MAX)</sub>			6	°C/s
<b>PRE-HEAT</b>					
T <sub>S</sub>	Pre-heat temperature	150		200	°C
t <sub>S</sub>	Pre-heat time, T <sub>S(min)</sub> to T <sub>S(max)</sub>	60		180	s
<b>REFLOW</b>					
T <sub>L</sub>	Liquidus temperature		217		°C
T <sub>P</sub>	Peak temperature			260	°C
t <sub>L</sub>	Time maintained above liquidus temperature, T <sub>L</sub>	60		150	s
t <sub>P</sub>	Time maintained within 5°C of peak temperature, T <sub>P</sub>	20		40	s
t <sub>25P</sub>	Total time from 25°C of peak temperature, T <sub>P</sub>			480	s

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Development Support

##### 12.1.1.1 Custom Design With WEBENCH® Tools

Click [here](#) to create a custom design using the TPS543C20A device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

#### 12.1.2 Documentation Support

##### 12.1.2.1 Related Documentation

For related documentation see the following:

[TPS543C20A 40-A Single Phase Synchronous Step-Down Converter](#)

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.4 Trademarks

NexFET, PowerStack, E2E are trademarks of Texas Instruments.  
WEBENCH is a registered trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS543C20ARVFR	ACTIVE	LQFN-CLIP	RVF	40	2500	RoHS-Exempt & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	TPS543C20A	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS543C20ARVFR	LQFN-CLIP	RVF	40	2500	330.0	16.4	5.3	7.3	1.8	8.0	16.0	Q1



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS543C20ARVFR	LQFN-CLIP	RVF	40	2500	367.0	367.0	38.0

## GENERIC PACKAGE VIEW

**RVF 40**

**LQFN-CLIP - 1.52 mm max height**


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4211383/D


**RVF0040A**



**PACKAGE OUTLINE**

**LQFN-CLIP - 1.52 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



4222989/B 10/2017

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Reference JEDEC registration MO-220.

# EXAMPLE BOARD LAYOUT


**RVF0040A**

**LQFN-CLIP - 1.52 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



**LAND PATTERN EXAMPLE**  
SCALE:12X



**SOLDER MASK DETAILS**

4222989/B 10/2017

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

**RVF0040A**

**LQFN-CLIP - 1.52 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated