

## 18V, 6A, High-Efficiency, Synchronous Step-Down Converter

#### **DESCRIPTION**

The MP2236 is a high-frequency, synchronous, rectified, step-down switch-mode converter. The MP2236 offers a fully integrated solution that achieves 6A of continuous output current with excellent load and line regulation over a wide input supply range.

(COT) control Constant-on-time provides fast transient response. Full protection features include hiccup over-current protection (OCP) and thermal shutdown.

The MP2236 requires a minimal number of readily available, standard external components and is available in a space-saving TSOT23-8 package.

#### **FEATURES**


- Wide 3V to 18V Operating Input Range
- 6A Continuous Output Current
- $25m\Omega/12m\Omega$  Low  $R_{DS(ON)}$  Internal Power **MOSFETs**
- Default 600mV Reference Voltage
- Adjustable Output Voltage
- 600kHz Switching Frequency
- ton Extension
- Hiccup Over-Current Protection (OCP)
- Thermal Shutdown Protection
- Available in TSOT23-8 Package

#### **APPLICATIONS**


- Flat-Panel Television and Monitors
- Digital TV Power Supplies
- **Digital Set-Top Boxes**
- **Distributed Power Systems**

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries

## TYPICAL APPLICATION



## **Efficiency** $V_{OUT} = 3.3V$ , L = 2.2 $\mu$ H, DCR = 11.4 $m\Omega$



© 2021 MPS. All Rights Reserved.



## **ORDERING INFORMATION**

Part Number*	Package	Top Marking	
MP2236GJ	TSOT23-8	See Below	

For Tape & Reel, add suffix -Z (e.g. MP2236GJ-Z).


## **TOP MARKING**

AUAY

AUA: Product code of MP2236GJ

Y: Year code

## **PACKAGE REFERENCE**





#### **PIN FUNCTIONS**

Pin#	Name	Description
1	AGND	Analog ground. Connect AGND to GND using a short and wide PCB trace.
2	IN	<b>Supply voltage.</b> The MP2236 operates from a 3V to 18V input rail. Use a ceramic capacitor to decouple the input rail. Connect IN using a wide PCB trace.
3	SW	Switch output. Connect SW using a wide PCB trace.
4	GND	<b>System power ground.</b> GND is the reference ground of the regulated output voltage and requires special consideration during the PCB layout. Connect GND to the ground plane with copper traces and vias.
5	BST	<b>Bootstrap.</b> Connect a 0.1µF capacitor between SW and BST to form a floating supply across the high-side switch driver.
6	EN	<b>Enable.</b> Drive EN high to enable the MP2236. EN has a $2M\Omega$ pull-down resistor to GND.
7	VCC	Internal bias supply. Decouple VCC with a $1\mu F$ capacitor. The VCC capacitor should be placed close to VCC and GND.
8	FB	<b>Feedback.</b> Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage.

ABSOL	UTE MA	AXIMUM	RAT	ΊN	GS	(1	)

V <sub>IN</sub>	0.3V to 20V
V <sub>SW</sub> 0.3V (	
to V <sub>IN</sub> + 0.7V	(25V for <25ns)
V <sub>BST</sub>	V <sub>SW</sub> + 4V
V <sub>EN</sub>	20V
All other pins	0.3V to 4V
Continuous power dissipation (T	$_{A} = 25^{\circ}C)$ (2) (5)
TSOT23-8	1.89W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	-65°C to +150°C

## Recommended Operating Conditions (3)

Outp	out vo	oltag	ge (V	$\prime_{\text{OUT}}$ ).		0.	6V to 8V
-						or V <sub>IN</sub>	x D <sub>MAX</sub> (4)
_					<del>(</del>	4000 4	40=00

Supply voltage (V<sub>IN</sub>) ...... 3V to 18V

Operating junction temp (T<sub>J</sub>)....-40°C to +125°C

Thermal Resistance	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}_{JC}$
TSOT23-8		
EV2236-J-00A (5)	. 66	. 23 °C/W
JESD51-7 <sup>(6)</sup>	100	. 55°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- For more information of Dmax, please refer to the Low Dropout Operation section on page 13.
- 5) Measured on EV2236-J-00A, 4-layer PCB, 63.5mmx63.5mm.
- 6) The value of θ<sub>JA</sub> given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $T_J$  = -40°C to 125°C (7), typical value is tested at  $T_J$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	I <sub>IN</sub>	V <sub>EN</sub> = 0V, T <sub>J</sub> = 25°C			1	μΑ
Supply current (quiescent)	ΙQ	V <sub>FB</sub> = 0.63V, PFM mode		150	210	μΑ
HS switch on resistance	HS <sub>RDS(ON)</sub>	V <sub>BST-SW</sub> = 3.3V		25		mΩ
LS switch on resistance	LS <sub>RDS(ON)</sub>			12		mΩ
Switch leakage	SWLKG	V <sub>EN</sub> = 0V, V <sub>SW</sub> = 0V, T <sub>J</sub> = 25°C			1	μΑ
Low-side valley current limit	I <sub>LIMIT_L</sub>		6	7.5		Α
Low-side ZCD threshold	Izco			50		mA
Switching frequency	f <sub>SW1</sub>	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 3.3V	480	600	720	kHz
Minimum off time (8)	t <sub>OFF_MIN</sub>			170		ns
Minimum on time (8)	ton_min			70		ns
Deference voltage	\/	T <sub>J</sub> = 25°C	594	600	606	mV
Reference voltage	V <sub>FB</sub>	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	591	600	609	mV
FB current	I <sub>FB</sub>	V <sub>FB</sub> = 0.63V		10	50	nA
EN rising threshold	VEN_RISING		1.12	1.2	1.28	V
EN hysteresis	V <sub>EN_HYS</sub>			200		mV
EN to GND pull-down resistor	REN	V <sub>EN</sub> = 2V		2		MΩ
V <sub>IN</sub> under-voltage lockout threshold-rising	INUV <sub>Vth</sub>		2.7	2.8	2.95	V
V <sub>IN</sub> under-voltage lockout threshold-hysteresis	INUV <sub>HYS</sub>			300		mV
VCC regulator	Vcc	Icc = 5mA		3.5		V
UVP1 threshold (8)	UV <sub>TH1</sub>	Hiccup entry		80%		$V_{REF}$
Soft-start time	tss	T <sub>J</sub> = 25°C, V <sub>OUT</sub> from 10% to 90%	0.5	1	1.5	ms
Thermal shutdown (8)	T <sub>TSD</sub>			150		°C
Thermal hysteresis (8)	T <sub>TSD_HYS</sub>			20		°C

#### Notes:


<sup>7)</sup> Not tested in production. Guaranteed by over-temperature correlation.


<sup>8)</sup> Derived by sample characterization. Not tested in production





## TYPICAL CHARACTERISTICS


 $V_{IN}$  = 12V,  $V_{OUT}$  = 1V,  $T_A$  = 25°C, unless otherwise noted.















## **TYPICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1V,  $T_A$  = 25°C, unless otherwise noted.


# **Enabled Supply Current vs. Input Voltage**




## Case Temperature Rise vs. Load




#### **Line Regulation**




# Disabled Supply Current vs. Input Voltage



## **Load Regulation**



# Input Voltage Threshold vs. Temperature





© 2021 MPS. All Rights Reserved.





## **TYPICAL CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{OUT}$  = 1V,  $T_A$  = 25°C, unless otherwise noted.












#### TYPICAL PERFORMANCE CHARACTERISTICS


Performance waveforms are tested on the evaluation board of the Design Example section.  $V_{IN}$  = 12V,  $V_{OUT}$  = 1V,  $T_A$  = 25°C, unless otherwise noted.





## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section.  $V_{IN}$  = 12V,  $V_{OUT}$  = 1V,  $T_A$  = 25°C, unless otherwise noted.






## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section.  $V_{IN} = 12V$ ,  $V_{OUT} = 1V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

#### **Short-Circuit Recovery**



© 2021 MPS. All Rights Reserved.



## **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



#### **OPERATION**

#### **Pulse-Width Modulation (PWM) Operation**

The MP2236 is a fully integrated, synchronous, rectified, step-down, switch-mode converter. The device uses constant-on-time (COT) control to provide fast transient response and easy loop stabilization. Figure 2 shows the simplified ramp compensation block in the MP2236. At the beginning of each cycle, the high-side MOSFET (HS-FET) turns whenever the ramp voltage (V<sub>RAMP</sub>) is lower than the error amplifier output voltage (V<sub>EAO</sub>), which indicates an insufficient output voltage. The on period is determined by both the output voltage and input voltage to make the switching frequency fairly constant over the input voltage range.

After the on period elapses, the HS-FET turns off. By cycling the HS-FET between the on and off states, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) turns on when the HS-FET is in its off state to minimize conduction loss.

Shoot-through occurs when the HS-FET and LS-FET are turned on at the same time, causing a dead short between the input and GND. Shoot-through reduces efficiency dramatically, so the MP2236 avoids this by generating a dead time (DT) internally between the HS-FET off and LS-FET on period or the LS-FET off and HS-FET on period. The MP2236 enters either heavy-load operation or light-load operation depending on the amplitude of the output current.




Figure 2: Simplified Compensation Block

#### **Light-Load Operation**

When the MP2236 works in pulse-frequency modulation (PFM) mode during light-load operation, the MP2236 reduces the switching

frequency automatically to maintain high efficiency, and the inductor current drops almost to zero. When the inductor current reaches zero, the LS-FET driver enters tri-state (Hi-Z). The output capacitors discharge slowly to GND through the LS-FET and the resistors R1 and R2. This operation improves device efficiency greatly when the output current is low (see Figure 3).




Figure 3: Light-Load Operation

Light-load operation is also called skip mode because the HS-FET does not turn on as frequently as it does during heavy-load conditions. The HS-FET turn-on frequency is a function of the output current. As the output current increases, the current modulation regulation time period becomes shorter, the HS-FET turns on more frequently, and the switching frequency increases in turn. The output current reaches critical levels when the current modulator time is zero and can be determined with Equation (1):

$$I_{OUT} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times f_{SW} \times V_{IN}}$$
(1)

The device reverts to pulse-width modulation (PWM) mode once the output current exceeds the critical level. Afterward, the switching frequency remains fairly constant over the output current range.

#### **Error Amplifier (EA)**

The error amplifier compares the FB voltage  $(V_{FB})$  against the internal 0.6V reference voltage  $(V_{REF})$  and outputs a PWM signal. The optimized internal ramp compensation minimizes the external component count and simplifies the control loop design.



#### Enable (EN)

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. An internal  $2M\Omega$  resistor is connected from EN to ground. EN can operate with a 20V input voltage, which allows EN to be connected to V<sub>IN</sub> directly for automatic start-up.

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating with an insufficient supply The MP2236 UVLO comparator monitors the input voltage. The MP2236 is active when the input voltage exceeds the UVLO rising threshold.

#### **Soft Start and Pre-Biased Start-Up**

Soft start prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (SS) that ramps up from 0V to the internal VCC. When SS is lower than REF, the error amplifier uses SS as the reference. When SS is higher than REF, REF takes over.

The soft-start time is set to 1ms internally. If the output of the MP2236 is pre-biased to a certain voltage during start-up, the IC disables the switching of both the high-side and low-side switches until the voltage on the internal softstart capacitor exceeds the sensed output voltage at FB or V<sub>OUT</sub>.

#### **Low-Dropout Operation**

To improve dropout, the MP2236 is designed to extend its on time when the duty cycle is over 85%. When the HS-FET on time extends, the frequency drops. The typical minimum frequency is 260kHz. When the frequency drops to 260kHz, it cannot reduce any further, and HS-FET off time begins decreasing. The duty cycle reaches the max duty cycle (D<sub>MAX</sub>) when the off time is at its minimum value. If the input voltage drops, the MP2236 works at the max duty cycle, and the output voltage drops.

Calculate the typical  $D_{MAX}$  with Equation (2):

$$D_{MAX} = 1 - T_{OFF MIN} \times f_{SW MIN}$$
 (2)

Where  $t_{OFF\ MIN}$  = 170ns, and  $f_{SW\ MIN}$  = 260kHz.

#### Over-Current Protection (OCP) and Hiccup

The MP2236 has a cycle-by-cycle, over-current limiting control. The current-limit circuit employs a low-side valley current-sensing algorithm. The MP2236 uses the R<sub>DS(ON)</sub> of the LS-FET as a current-sensing element for valley-current limiting. When the LS-FET turns on, the inductor current is monitored by the voltage between GND and SW. GND is used as the positive current sensing node, so GND should be connected to the source terminal of the bottom MOSFET. The PWM cannot initiate a new cycle before the inductor current falls to the valley threshold.

After the cycle-by-cycle over-current (OC) limit is reached, the output voltage drops until it is below the under-voltage (UV) threshold. There are two UV thresholds: UV1 (80%) and UV2 (60%). Once UV1 and OC are both triggered, the MP2236 waits for 30 cycles. If OC exits after 31 cycles, the MP2236 enters hiccup mode to restart the part periodically with a 12.5% duty cycle. If UV2 and OC are triggered. the MP2236 enters hiccup mode after three cycles. This protection mode is especially useful when the output is dead-shorted to ground. The average short-circuit current is reduced greatly to alleviate thermal issues and protect the regulator. The MP2236 exits hiccup mode once the over-current condition is removed.

#### Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature drops below its lower threshold (typically 130°C), the chip is enabled again.

#### Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. This UVLO's rising threshold is 1.2V with a 150mV hysteresis. The bootstrap capacitor voltage is regulated internally by V<sub>IN</sub> through D1, M1, C4, L1, and C2 (see Figure 4). If V<sub>IN</sub> - V<sub>SW</sub> exceeds 3.3V, U1 regulates M1 to maintain a 3.3V BST voltage across C4.






Figure 4: Internal Bootstrap Charging Circuit

## Start-Up and Shutdown

If both  $V_{\text{IN}}$  and EN exceed their respective thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN going low,  $V_{\text{IN}}$  going low, and thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. The internal supply rail is then pulled down.



#### APPLICATION INFORMATION

#### **Setting the Output Voltage**

An external resistor divider can set the output voltage through FB. Calculate R1 and R2 with Equation (3):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.6V} - 1}$$
 (3)

Table 1 lists the recommended feedback resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
1.0	28.7	43
1.8	86.6	43
2.5	100	31.6
3.3	100	22.1
5	100	13.7

#### Selecting the Inductor

For most applications, use a 0.47 - 10µH inductor with a DC current rating at least 25% higher than the maximum load current. For the highest efficiency, use an inductor with a DC resistance less than  $15m\Omega$ . For most designs, the inductance value can be derived from Equation (4):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(4)

Where  $\Delta I_{L}$  is the inductor ripple current.

inductor ripple current to approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (5):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
 (5)

Use a larger inductor for improved efficiency under light-load conditions below 100mA.

#### **Selecting the Input Capacitor**

The step-down converter has a discontinuous input current, and requires a capacitor to supply AC current to the converter while maintaining

the DC input voltage. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are recommended because of their low ESR and small temperature coefficients. For most applications, use two 22uF capacitors.

Since C1 absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (6):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (6)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (7):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{7}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1µF) as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (8):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(8)

## Selecting the Output Capacitor

The traditional COT control scheme intrinsically unstable if the output capacitor's ESR is not large enough to act as an effective current-sense resistor. The MP2236 uses builtin internal ramp compensation to ensure that the system is stable even without the help of the output capacitor's ESR. The pure ceramic capacitor solution can reduce the output ripple, total BOM cost, and board area significantly.



The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C2}\right) (9)$$

Where  $L_1$  is the inductor value, and  $R_{\text{ESR}}$  is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and the capacitance causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \quad (10)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}} \quad (11)$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP2236 can be optimized for a wide range of capacitance and ESR values.

#### **External Bootstrap Diode**

An external bootstrap diode can enhance the efficiency of the regulator given the following conditions:

- V<sub>IN</sub> is below 5V
- V<sub>OUT</sub> is 3.3V
- Duty cycle is high: D =  $\frac{V_{OUT}}{V_{IN}}$  > 65%

In these cases, add an external BST diode from VCC to BST (see Figure 5).




Figure 5: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is 1N4148, and the recommended BST capacitor value is 0.1µF.

#### **Design Example**

Table 2 shows a design example following the application guidelines for the specifications below.

Table 2: Design Example

V <sub>IN</sub>	12V
V <sub>OUT</sub>	1 V
louт	6 A

The detailed application schematics are shown in Figure 7 through Figure 11. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets.



#### PCB Layout Guidelines (9)

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 6 and follow the guidelines below.

- 1. Connect the input ground to GND using the shortest and widest trace possible.
- 2. Connect the input capacitor to IN using the shortest and widest trace possible.
- 3. Ensure that all feedback connections are short and direct.
- Place the feedback resistors and compensation components as close to the chip as possible.

- 5. Route SW away from sensitive analog areas, such as VOUT.
- 6. Connect AGND to PGND using the shortest and widest trace possible.

#### Note:

9) The recommended layout is based on the Typical Application Circuits shown in Figure 7 to Figure 11.




Figure 6: Recommended Layout



## TYPICAL APPLICATION CIRCUITS




Figure 7: 12V V<sub>IN</sub>, 1.0V/6A Output




Figure 8: 12V V<sub>IN</sub>, 1.8V/6A Output




Figure 9: 12V V<sub>IN</sub>, 2.5V/6A Output



## **TYPICAL APPLICATION CIRCUITS (continued)**




Figure 10: 12V V<sub>IN</sub>, 3.3V/6A Output






Figure 11: 12V V<sub>IN</sub>, 5V/6A Output



## **PACKAGE INFORMATION**


#### **TSOT23-8**






#### **TOP VIEW**


#### RECOMMENDED LAND PATTERN





**FRONT VIEW** 

**SIDE VIEW** 



**DETAIL "A"** 

#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
  2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
  3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO-193, VARIATION BA. 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)



## **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	11/01/2018	Initial Release	-
4.4	09/04/2024	Updated typical application circuit. $V_{OUT}$ = 1V, change R1 to 28.7kΩ, change R2 to 43kΩ. $V_{OUT}$ = 1.8V, change R1 to 86.6kΩ, change R2 to 43kΩ	Pages 1, 15, and 18
1.1	08/04/2021	Update the output voltage (V <sub>OUT</sub> ) range. 0.6V to 12V to (V <sub>OUT</sub> ) 0.6V to 8V	Page 3

**Notice:** The information in this document is subject to change without notice. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

21