# **Power MOSFET**

# 45 A, 25 V, N-Channel DPAK

#### **Features**

- Planar HD3e Process for Fast Switching Performance
- Low R<sub>DS(on)</sub> to Minimize Conduction Loss
- Low C<sub>iss</sub> to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters
- These are Pb-Free Devices

## **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	25	Vdc
Gate-to-Source Voltage - Continuous	$V_{GS}$	±20	Vdc
Thermal Resistance – Junction–to–Case Total Power Dissipation @ T <sub>C</sub> = 25°C Drain Current	R <sub>θJC</sub> P <sub>D</sub>	3.0 50	°C/W W
- Continuous @ T <sub>C</sub> = 25°C, Chip - Continuous @ T <sub>A</sub> = 25°C, Limited by Wires - Single Pulse (tp ≤ 10 μs)	I <sub>D</sub> I <sub>D</sub> I <sub>D</sub>	45 32 100	A A A
Thermal Resistance – Junction-to-Ambient (Note 1)	$R_{\theta JA}$	71.4	°C/W
- Total Power Dissipation @ T <sub>A</sub> = 25°C - Drain Current - Continuous @ T <sub>A</sub> = 25°C	P <sub>D</sub> I <sub>D</sub>	2.1 9.2	W A
Thermal Resistance – Junction–to–Ambient (Note 2)	$R_{\theta JA}$	100	°C/W
- Total Power Dissipation @ T <sub>A</sub> = 25°C - Drain Current - Continuous @ T <sub>A</sub> = 25°C	P <sub>D</sub> I <sub>D</sub>	1.5 7.8	W A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 175	°C
Maximum Lead Temperature for Soldering Purposes, 1/8 in from case for 10 seconds	T <sub>L</sub>	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. When surface mounted to an FR4 board using 0.5 sq. in pad size.
- 2. When surface mounted to an FR4 board using minimum recommended pad size.




## ON Semiconductor®

http://onsemi.com

# 45 AMPERES, 25 VOLTS $R_{DS(on)} = 12.6 \text{ m}\Omega \text{ (Typ)}$

#### **N-CHANNEL**








CASE 369AA DPAK (Surface Mount) STYLE 2

CASE 369D DPAK (Straight Lead) STYLE 2

#### **MARKING DIAGRAM & PIN ASSIGNMENTS**



= Year ww = Work Week T40N03 = Device Code = Pb-Free Package


#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise specified)

Characteristics			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positive)			25 -	28 -	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0  (V_{DS} = 20 \text{ Vdc}, V_{GS} = 0  )$	Vdc) Vdc, T <sub>J</sub> = 150°C)	I <sub>DSS</sub>	- -	- -	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> =	0 Vdc)	I <sub>GSS</sub>	_	-	±100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \mu M_{CS})$ Threshold Temperature Coefficient		V <sub>GS(th)</sub>	1.0	1.7 -	2.0 -	Vdc mV/°C
Static Drain-to-Source On-Resis $(V_{GS} = 4.5 \text{ Vdc}, I_D = 10  (V_{GS} = 10 \text{ Vdc}, I_D = 10  )$	Adc)	R <sub>DS(on)</sub>	- -	18.6 12.6	23 16.5	mΩ
Forward Transconductance (Note $(V_{DS} = 10 \text{ Vdc}, I_D = 10 \text{ A})$	9FS	_	20	_	Mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	584	-	pF
Output Capacitance	$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz})$	C <sub>oss</sub>	-	254	_	
Transfer Capacitance		C <sub>rss</sub>	-	99	_	
SWITCHING CHARACTERISTICS	S (Note 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	4.5	_	ns
Rise Time	(V <sub>GS</sub> = 10 Vdc, V <sub>DD</sub> = 10 Vdc,	t <sub>r</sub>	-	19.5	-	
Turn-Off Delay Time	$I_D = 10 \text{ Adc}, R_G = 3 \Omega$	t <sub>d(off)</sub>	-	16.7	_	
Fall Time	7	t <sub>f</sub>	-	3.5	_	
Gate Charge		$Q_{T}$	-	5.78	_	nC
	$(V_{GS} = 4.5 \text{ Vdc}, I_D = 10 \text{ Adc}, V_{DS} = 10 \text{ Vdc})$ (Note 3)	Q <sub>1</sub>	-	2.1	_	
	103 11 11, (1111 1)	$Q_2$	-	2.5	_	
SOURCE-DRAIN DIODE CHARA	ACTERISTICS					
Forward On-Voltage	$(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	_ _	0.85 0.71	1.2 -	V <sub>dc</sub>
Reverse Recovery Time		t <sub>rr</sub>	-	20.4	_	ns
	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc,	t <sub>a</sub>	-	8.25	-	
	dl <sub>S</sub> /dt = 100 A/µs) (Note 3)	t <sub>b</sub>	-	12.1	-	
Reverse Recovery Stored Charge	Q <sub>RR</sub>	-	0.007	_	μС	


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.



20  $V_{DS} \ge 10 \text{ V}$   $V_{DS} \ge 10 \text{ V}$  V

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Temperature






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus
Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Thermal Response

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD40N03R-1G	DPAK (Straight Lead) (Pb-Free)	75 Units/Rail
NTD40N03RT4G	DPAK (Pb-Free)	2500 Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


# **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

grated rcuits XXXX YWW

ocation.


= Year WW = Work Week

				MARKING DIAGRAMS
STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE 4. CATHODE	STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE	Discrete Circ
STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE	STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2	STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		YWW ALY
				xxxxxxxxx = Device Code A = Assembly Lo

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	IPAK (DPAK INSERTION M	IPAK (DPAK INSERTION MOUNT)		

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


4. ANODE



**DETAIL A** ROTATED 90° CW STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE STYLE 1: PIN 1. BASE STYLE 2: PIN 1. GATE STYLE 3: PIN 1. ANODE 2. COLLECTOR 3. EMITTER 2. CATHODE 3. ANODE 2. DRAIN 3. SOURCE 4. COLLECTOR 4. DRAIN CATHODE STYLE 5: STYLE 6: STYLE 7: PIN 1. GATE 2. ANODE 3. CATHODE PIN 1. GATE 2. COLLECTOR PIN 1. MT1 2. MT2 3. GATE 3. EMITTER

COLLECTOR

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


**DATE 03 JUN 2010** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H

	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74	REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

## **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales