

### FEATURES

- Precision Input Stage  
Input Offset Voltage ..... 150 $\mu$ V  
Input Offset Current ..... 15nA
- Fast Response Time (5mV Overdrive) ..... 38ns
- High Voltage Gain ..... 16,000V/V
- Latch Function with TTL Compatible Input
- TTL Compatible Output
- Available in Hermetic Mini-DIP Package
- Available in Die Form

accuracy along with high speed. An exceptionally fast response time of 60nsec is possible with only 1/2 LSB overdrive (12-bit, 10-volt system).


The CMP-05 design makes it the ideal component in systems requiring high speed with excellent low-level analog signal resolution. High-speed 12-bit successive approximation A/D converters, zero crossing detectors and logic threshold detectors are typical system applications.

### ORDERING INFORMATION†

T <sub>A</sub> = +25°C V <sub>OS</sub> ( $\mu$ V)	PACKAGE			OPERATING TEMPERATURE RANGE	
	TO-99	CERDIP 8-PIN	PLASTIC 8-PIN		SQ 8-PIN
600	CMP05BJ/883	CMP05BZ/883	-	-	MIL IND
800	CMP05FJ	CMP05FZ	-	-	MIL IND
1000	CMP05CJ/883	CMP05CZ*	-	-	MIL IND
1000	-	CMP05GZ	CMP05GP	CMP05GS	MIL IND

• For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.  
† Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

### PIN CONNECTIONS




### LOGIC TABLE

LATCH ENABLE	OUT
0 or NC	Comparing
1	Latched

### GENERAL DESCRIPTION

The CMP-05's very high speed and precision input specifications make it the ideal comparator in systems needing 12-bit

### SIMPLIFIED SCHEMATIC



# CMP-05

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Positive Supply Voltage .....	+6V
Negative Supply Voltage .....	-18V
Differential Input Voltage .....	±5V
Latch Enable Input Voltage .....	-0.5V to V+ Supply
Operating Temperature Range	
CMP-05B/C (J, Z) (Note 2) .....	-55°C to +125°C
CMP-05F/G (J, P, S, Z) .....	-40°C to +85°C
Junction Temperature (T <sub>j</sub> ) .....	-65°C to +150°C
Storage Temperature Range .....	-65°C to +150°C
P-Suffix .....	-85°C to +125°C
Lead Temperature (Soldering, 60 sec) .....	300°C
Output Short-Circuit Duration	
To Ground .....	Indefinite
To V <sub>s</sub> = 5.0V .....	1 Minute

PACKAGE TYPE	θ <sub>JA</sub> (Note 3)	θ <sub>JC</sub>	UNITS
TO-99 (J)	150	18	°C/W
8-Pin Hermetic DIP (Z)	148	16	°C/W
8-Pin Plastic DIP (P)	103	43	°C/W
8-Pin SO (S)	158	43	°C/W

### NOTES:

1. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
2. Latch is functional for -55°C ≤ T<sub>A</sub> ≤ +85°C.
3. θ<sub>JA</sub> is specified for worst case mounting conditions, i.e., θ<sub>JA</sub> is specified for device in socket for TO, CerDIP and P-DIP packages; θ<sub>JA</sub> is specified for device soldered to printed circuit board for SO package.

**ELECTRICAL CHARACTERISTICS** at V<sub>S+</sub> = 5.0V, V<sub>S-</sub> = -5.0V, T<sub>A</sub> = 25°C and Latch Enable grounded, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	CMP-05B/F			CMP-05C/G			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	V <sub>OS</sub>	R <sub>G</sub> = 50Ω	-	150	600	-	400	1000	μV
Input Offset Current	I <sub>OS</sub>		-	15	80	-	30	150	nA
Input Bias Current	I <sub>B</sub>		-	0.6	1.2	-	0.8	1.8	μA
Voltage Gain	A <sub>VO</sub>	(Note 1)	8	16	-	7	14	-	V/mV
Input Voltage Range	CMVR	(Note 1)	±3.0	±3.3	-	±3.0	±3.3	-	V
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ±3.0V, (Note 1)	86	91	-	84	89	-	dB
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±4.75V to V <sub>S</sub> = ±5.25V	-	51	126	-	64	126	
		P Package	-	-	-	-	120	360	
		V <sub>S+</sub> = 5V, V <sub>S-</sub> = -5V to -15V	-	15	51	-	18	63	
		P Package	-	-	-	-	36	180	μV/V
Output High Voltage	V <sub>OH</sub>	V <sub>IN</sub> ≥ 10mV, I <sub>O</sub> = 0μA	2.4	2.9	-	2.4	2.9	-	
		V <sub>IN</sub> ≥ 10mV, I <sub>O</sub> = 320μA	2.4	2.9	-	-	-	-	V
		V <sub>IN</sub> ≥ 10mV, I <sub>O</sub> = 200μA	-	-	-	2.4	2.9	-	
Saturation Voltage	V <sub>SAT</sub>	V <sub>IN</sub> ≤ -10mV, I <sub>SINK</sub> = 0mA	-	0.13	0.40	-	0.13	0.40	
		V <sub>IN</sub> ≤ -10mV, I <sub>SINK</sub> = 8mA	-	-	-	-	0.28	0.40	V
		V <sub>IN</sub> ≤ -10mV, I <sub>SINK</sub> = 12.8mA	-	0.32	0.40	-	-	-	
Positive Supply Current	I <sub>S+</sub>	V <sub>O</sub> ≤ 2.4V, (Note 1)	-	7.5	11	-	8.0	12	
		V <sub>O</sub> ≤ 0.4V	-	10	15	-	11	16	mA
Negative Supply Current	I <sub>S-</sub>	V <sub>O</sub> ≤ 0.4V	-	11	16	-	12	18	mA
Power Dissipation	P <sub>d</sub>	V <sub>O</sub> ≤ 0.4V	-	105	155	-	115	170	mW
Latch Input Voltage									
Logic 1	V <sub>LH</sub>	Over Operating Temp. Range Latch Enabled, (Note 1)	2.0	-	-	2.0	-	-	
Logic 0	V <sub>LL</sub>	Over Operating Temp. Range Latch Disabled, (Note 1)	-	-	0.8	-	-	0.8	V
Latch Input Current									
Logic 1	I <sub>LH</sub>	V <sub>LH</sub> = 3.0V, (Note 1)	-	10	45	-	10	45	μA
Logic 0	I <sub>LL</sub>	V <sub>LL</sub> = 0.8V, (Note 1)	-	6	25	-	6	25	
Input to Output High Response Time	t <sub>pd+</sub>	V <sub>OD</sub> = 1.2mV, (Note 2)	-	60	-	-	60	-	
		V <sub>OD</sub> = 5.0mV, (Note 2)	-	41	55	-	41	55	ns
Input to Output Low Response Time	t <sub>pd-</sub>	V <sub>OD</sub> = 1.2mV, (Note 2)	-	60	-	-	60	-	
		V <sub>OD</sub> = 5.0mV, (Note 2)	-	37	55	-	37	55	ns
Latch Disable Time	t <sub>LPD</sub>	(Note 3)	-	50	65	-	50	65	ns

### NOTES:

1. Guaranteed by design.
2. Times are for 100mV step inputs. See switching time waveforms.
3. See switching time waveforms.

**ELECTRICAL CHARACTERISTICS** at  $V_{S+} = 5.0V$ ,  $V_{S-} = -5.0V$ , and Latch Enable grounded,  $-55^{\circ}C \leq T_A \leq +125^{\circ}C$  for CMP-05B/C,  $-25^{\circ}C \leq T_A \leq +85^{\circ}C$  for CMP-05F,  $-40^{\circ}C \leq T_A \leq +85^{\circ}C$  for CMP-05G, unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	CMP-05B/F			CMP-05C/G			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$V_{OS}$	$R_S = 50\Omega$	—	0.3	1.5	—	0.55	2.0	mV
Input Offset Voltage Drift	$TCV_{OS}$		—	1.5	7.5	—	2.5	15	$\mu V/^{\circ}C$
Input Offset Current	$I_{OS}$		—	40	250	—	70	400	nA
Input Bias Current	$I_B$		—	1.1	2.5	—	1.5	3.8	$\mu A$
Voltage Gain	$A_{VO}$	(Note 1)	6	11	—	5	10	—	V/mV
Input Voltage Range	CMVR	(Note 1)	$\pm 2.9$	$\pm 3.2$	—	$\pm 2.9$	$\pm 3.2$	—	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 2.9V$ , (Note 1)	83	90	—	80	88	—	dB
Power Supply Rejection Ratio	PSRR	$\pm 4.75V \leq V_S \leq \pm 5.25V$ P Package	—	63	178	—	80	252	$\mu V/V$
Output High Voltage	$V_{OH}$	$V_{IN} \geq 10mV, I_O = 0\mu A$	2.4	—	—	2.4	—	—	V
		$V_{IN} \geq 10mV, I_O = 240\mu A$	2.4	—	—	—	—	—	
		$V_{IN} \geq 10mV, I_O = 160\mu A$	—	—	—	2.4	—	—	
Saturation Voltage	$V_{SAT}$	$V_{IN} \leq -10mV, I_{SINK} = 0mA$	—	0.18	0.40	—	0.20	0.40	V
		$V_{IN} \leq -10mV, I_{SINK} = 9.6mA$	—	0.2	0.40	—	—	—	
		$V_{IN} \leq -10mV, I_{SINK} = 6.4mA$	—	—	—	—	0.30	0.40	
Positive Supply Current	$I_{S+}$	$V_O \leq 0.4V$	—	11	16	—	12	17	mA
Negative Supply Current	$I_{S-}$	$V_O \leq 0.4V$	—	12	17	—	13	19	mA
Power Dissipation	$P_d$	$V_O \leq 0.4V$	—	115	165	—	125	180	mW
Latch Input Current									
Logic 1	$I_{LH}$	$V_{LH} = 3V$ , (Notes 1, 4)	—	18	90	—	18	90	$\mu A$
Logic 0	$I_{LL}$	$V_{LL} = 0.8V$ , (Notes 1, 4)	—	10	50	—	10	50	$\mu A$
Input to Output High Response Time	$t_{pd+}$	$V_{OD} = 1.2mV$ , (Note 2)	—	125	—	—	125	—	ns
		$V_{OD} = 5.0mV$ , (Note 2)	—	92	—	—	92	—	
Input to Output Low Response Time	$t_{pd-}$	$V_{OD} = 1.2mV$ , (Note 2)	—	115	—	—	115	—	ns
		$V_{OD} = 5.0mV$ , (Note 2)	—	88	—	—	88	—	
Latch Disable Time	$t_{LPD+}$ $t_{LPD-}$	(Notes 2, 4)	—	56	—	—	56	—	ns
			—	30	—	—	30	—	

**NOTES:**

- Guaranteed by design.
- Times are for 100mV step inputs. See switching time waveforms.
- A high on the latch enable input will cause the latch to assume the state

- of the comparator and not follow subsequent inputs.
- Latch is functional for  $-55^{\circ}C \leq T_A \leq +85^{\circ}C$ .

**SWITCHING TIME WAVEFORMS**




**Minimum Input Timing Requirements\***

Parameter	Minimum Limit	Units
$t_s$ Setup Time	35	ns
$t_h$ Hold Time	10	
$t_w$ Latch Pulse Width	25	

\* $t_s$ ,  $t_h$ ,  $t_w$  are tested with  $V_{IN} = 100mV$  and  $V_{OD} = 5mV$ .

# CMP-05

## DICE CHARACTERISTICS



1. DIGITAL GROUND
2. NONINVERTING INPUT
3. INVERTING INPUT
4. NEGATIVE SUPPLY (SUBSTRATE)
6. LATCH ENABLE
7. OUTPUT
8. POSITIVE SUPPLY

DIE SIZE 0.052 × 0.046 inch, 2392 sq. mils  
(1.321 × 1.168mm, 1.543 sq. mm)

**WAFER TEST LIMITS** at  $V_S = \pm 5V$ ,  $T_A = 25^\circ C$ , unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	CMP-05G LIMIT	UNITS
Input Offset Voltage	$V_{OS}$	$R_S = 50\Omega$	1000	$\mu V$ MAX
Input Offset Current	$I_{OS}$		150	nA MAX
Input Bias Current	$I_B$		1.8	$\mu A$ MAX
Voltage Gain	$A_{VO}$	(Note 1)	7	V/mV MIN
Input Voltage Range	CMVR	(Note 7)	$\pm 3.0$	V MIN
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 2.9V$ (Note 1)	80	dB MIN
Power Supply Rejection Ratio	PSRR	$\pm 4.75 \leq V_S \leq \pm 6.25$ $V_{S+} = 5V, V_{S-} = -5V$ to $-15V$	178 63	$\mu V/V$ MAX
Positive Output Voltage	$V_{OH}$	$V_{IN} \geq 10mV, I_O = 0\mu A$	2.4	V MIN
Saturation Voltage	$V_{SAT}$	$V_{IN} \leq 10mV, I_O = 0\mu A$	0.4	V MAX
Positive Supply Current	$I_+$	$V_O \leq 0.4V$	16	nA MAX
Negative Supply Current	$I_-$	$V_O \leq 0.4V$	18	nA MAX
Negative Supply Current	$I_-$	$V_- = -15V, V_O \leq 0.4V$	20	nA MAX
Latch Input Voltage				
Logic 1	$V_{LH}$	Latch Enabled	2.0	V MIN
Logic 0	$V_{LL}$	Latch Disabled	0.8	V MAX
Latch Input Current				
Logic 1	$I_{LH}$	$V_{LH} = 3.0V$ , (Notes 1, 4)	45	$\mu A$ MAX
Logic 0	$I_{LL}$	$V_{LL} = 0.8V$ , (Notes 1, 4)	25	$\mu A$ MAX
Input to Output High Response Time	$t_{pd+}$	$V_{OD} = 5.0mV$ , (Notes 1, 2)	60	ns MAX
Input to Output Low Response Time	$t_{pd-}$	$V_{OD} = 5.0mV$ , (Notes 1, 2)	60	ns MAX

**NOTE:**

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

**TYPICAL ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 5V$ ,  $T_A = 25^\circ C$ , unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	CMP-05G TYPICAL	UNITS
Input to Output High Response Time	$t_{pd+}$	$V_{OD} = 1.2mV$ , (Note 2)	41	ns
Input to Output Low Response Time	$t_{pd-}$	$V_{OD} = 1.2mV$ , (Note 2)	37	ns
Latch Disable Time	$t_{LPD}$	(Notes 3, 4)	50	ns

**NOTES:**


1. Guaranteed by design.
2. Times are for 100mV step inputs.
3. See switching time waveforms.
4. Latch is functional for  $-55^\circ C \leq T_A \leq 85^\circ C$ .

TYPICAL PERFORMANCE CHARACTERISTICS


VOLTAGE GAIN vs FREQUENCY




INPUT BIAS CURRENT vs DIFFERENTIAL INPUT VOLTAGE




V<sub>SAT</sub> vs LOAD CURRENT




INPUT CURRENTS vs TEMPERATURE




RESPONSE TIME vs TEMPERATURE




RESPONSE TIME vs BALANCED SOURCE RESISTANCE




STANDARD BURN-IN CIRCUIT



RESPONSE PHOTOGRAPH TEST SET-UP




RESPONSE TO 25MHz SINE WAVE




# CMP-05

## TYPICAL PERFORMANCE CHARACTERISTICS


**RESPONSE TO 10MHz SINE WAVE**




**RESPONSE TIME TO 5mV AND 1.2mV (= 1/2 LSB) OVERDRIVES**




**$t_{pd+}$  RESPONSE TIME**




**$t_{pd-}$  RESPONSE TIME**



**CMP-05 NEGATIVE COMMON-MODE INPUT RANGE vs NEGATIVE SUPPLY**



**RESPONSE TIME vs OVERDRIVE VOLTAGE**




## APPLICATION INFORMATION

The CMP-05 is a very accurate device providing fast response time even with small—Microvolt level—overdrives. To achieve this performance requires high gain at high frequencies. As shown in the voltage gain versus frequency curve, the gain—bandwidth product of the CMP-05 is  $1.5 \times 10^{11}$  Hz. It maintains its full gain to approximately 8MHz and rolls off at a very fast rate beyond that frequency due to the fact that five poles occur in the 30 to 60MHz range. At 30MHz the gain of the comparator is still 2000. Therefore, in the transition region small values of source lead inductance and stray feedback capacitance can cause an oscillatory condition.

For example (in the figure below) with  $L = 0.1 \mu\text{H}$ ,  $C_S = 0.15\text{pF}$ , the closed-loop gain of the circuit at 30MHz is:

$$A_v = \frac{1}{LC_S \omega^2} = \frac{1}{10^{-7} \times 0.15 \times 10^{-12} \times (2\pi \times 30 \times 10^6)^2} = 1880$$

## POTENTIAL FEEDBACK SOURCES



With the open-loop gain at 2000 oscillation will occur since the phase shift exceeds  $180^\circ$ . To minimize these problems power supplies should be decoupled, lead lengths should be kept as short as possible, and a ground plane should be used to reduce the stray feedback capacitance. In addition, a ground plane substantially diminishes the possibility of the output current spike coupling back to the inputs through the ground lead. Keeping a separate digital ground (pin 1) and analog ground (to which the inputs are referenced) also reduces the magnitude of the problem.

Fortunately, in high-speed circuitry the comparator inputs will be driven at a fast rate, in which case no transition region oscillations will occur. As the minimum slew rate versus source resistance curve indicates, if the input is driven at a rate exceeding  $6\text{mV}/\mu\text{sec}$ , no oscillations will occur with source resistors of less than  $1\text{k}\Omega$ . Examples of "clean" transitions can be observed in the photographs of the response time with  $5\text{mV}$  and  $1.2\text{mV}$  overdrives, and the response to the 10 and 25MHz input signals.

In order to not degrade its speed the CMP-05's inputs are not internally clamped. If large differential voltages are present it is recommended that the inputs be clamped with high speed, low capacitance diodes such as the H.P. 5082-2835, which is a Schottky Diode.



As in all high-speed devices, it is to the user's advantage to keep the source impedances low and matched.

## LATCH

The CMP-05 has a latch feature which functions over  $-55^\circ\text{C}$  to  $+85^\circ\text{C}$ . When the latch is enabled, the output stays in its existing logic state regardless of the input signal. The input timing requirements of the latch are presented in the Switching Time Waveforms. The latch opens up a broader applications area at no sacrifice in total system speed. Effectively, the latch allows high speed sampling of comparison decisions. This is important in automatic test equipment, limit comparators, in measuring pods used in logic analyzers and other similar synchronous measurement circuitry needing fast clocking frequencies. The latch pulse width  $t_w$  allows sampling of input signals to take place in  $25\text{ns}$ .

The latch prevents self oscillation (due to positive feedback) from taking place when slowly-moving high-source-impedance signals pass thru the linear amplification region of the comparator. This is successfully accomplished by rapidly strobing the comparator near its minimum  $t_w$  time which prevents self oscillation from making a complete cycle since  $t_w$  is shorter than the total response time  $t_{pd}$  through the comparator.

## 12-BIT FAST A/D CONVERTER



CONVERSION TIME (ns)	TYP	WORST CASE
SAR	33	35
CMP-05	92	125
TOTAL	375ns	880ns
x 13	4.9μs	8.8μs