

Order

Now



SN65LVDS93B

SLLSF55A - MARCH 2018 - REVISED MAY 2018

SN65LVDS93B 10 MHz - 85 MHz 28-bit Flat Panel Display Link LVDS Serdes Transmitter

Technical

Documents

1 Features

- Industrial Temperature Range –40°C to 85°C
- LVDS Display Serdes Interfaces Directly to LCD Display Panels With Integrated LVDS
- Package Options: 8.1-mm × 14-mm TSSOP
- 1.8 V up to 3.3-V Tolerant Data Inputs to Connect Directly to Low-Power, Low-Voltage Application and Graphic Processors
- Transfer Rate up to 85 Mpps (Mega Pixels Per Second); Pixel Clock Frequency Range 10 MHz to 85 MHz; Max 2.38 Gbps data rate supported
- Suited for Display Resolutions Ranging From HVGA up to HD With Low EMI
- Operates From a Single 3.3-V Supply and 170 mW (Typical) at 75 MHz
- 28 Data Channels Plus Clock In Low-Voltage TTL to 4 Data Channels Plus Clock Out Low-Voltage Differential
- · Consumes Less Than 1 mW When Disabled
- Selectable Rising or Falling Clock Edge Triggered Inputs
- ESD: 5-kV HBM
- Supports Spread Spectrum Clocking (SSC)
- Supports RGB 888 to LVDS I Conversion

2 Applications

Tools &

Software

HMI Panel (Human Machine Interface)

22

Support &

Community

- Industrial PC Display
- Medical Imaging Display
- LCD Display Panel Driver

3 Description


The SN65LVDS93B LVDS SerDes (serializer/deserializer) transmitter contains four 7-bit parallel load serial-out shift registers, a 7 × clock synthesizer, and five low-voltage differential signaling (LVDS) drivers in a single integrated circuit. These functions allow synchronous transmission of 28 bits of single-ended LVTTL data over five balanced-pair conductors for receipt by a compatible receiver, such as the DS90CR286A and SN65LVDS94.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected through the clock select (CLKSEL) pin. The frequency of CLKIN is multiplied seven times and then used to serially unload the data registers in 7-bit slices. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65LVDS93B	TSSOP (56)	14.00 mm × 6.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



RGB Video System Using Discrete LVDS TX

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

1

2

3

4

5

6

7

8

9

Table of Contents

Features 1	9.2 Functional Block Diagram 14
Applications 1	9.3 Feature Description 15
Description 1	9.4 Device Functional Modes 16
Revision History 2	10 Application and Implementation 17
Description (continued)	10.1 Application Information 17
Pin Configuration and Functions	10.2 Typical Application 17
Specifications	11 Power Supply Recommendations 23
7.1 Absolute Maximum Ratings	12 Layout 23
7.2 ESD Ratings	12.1 Layout Guidelines 23
7.3 Recommended Operating Conditions	12.2 Layout Example 25
7.4 Thermal Information	13 Device and Documentation Support 27
7.5 Electrical Characteristics	13.1 Documentation Support 27
7.6 Timing Requirements	13.2 Receiving Notification of Documentation Updates 27
7.7 Switching Characteristics 7	13.3 Community Resources 27
7.8 Typical Characteristics	13.4 Trademarks 27
Parameter Measurement Information	13.5 Electrostatic Discharge Caution 27
	13.6 Glossary 27
Detailed Description 14 9.1 Overview 14	14 Mechanical, Packaging, and Orderable Information

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (March 2018) to Revision A			
•	Changed the device status From: Advanced Information To: Production data	1	

Product Folder Links: SN65LVDS93B

www.ti.com



2




5 Description (continued)

The SN65LVDS93B device requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the users. The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with a low-level input and the possible use of the shutdown/clear (SHTDN) signal. SHTDN is an active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers at a low level.

The SN65LVDS93B is characterized for operation over ambient air temperatures of -40°C to 85°C.

6 Pin Configuration and Functions



SN65LVDS93B

SLLSF55A - MARCH 2018 - REVISED MAY 2018

www.ti.com

STRUMENTS

EXAS

Pin Functions PIN I/O DESCRIPTION NAME NO. Selects between rising edge input clock trigger (CLKSEL = V_{IH}) and falling edge input clock CLKSEL 17 I triaaer $(CLKSEL = V_{IL}).$ Input pixel clock; rising or falling clock polarity is selectable by Control input CLKSEL. CLKIN 31 1 CLKOUTM 40 Ο Differential LVDS pixel clock output. Output is high-impedance when SHTDN is pulled low (de-asserted). CLKOUTP 39 0 D0 51 D1 52 D2 54 55 D3 D4 56 D5 2 D6 3 D7 4 D8 6 D9 7 D10 8 D11 10 D12 11 Data inputs; supports 1.8-V to 3.3-V input voltage selectable by VDD supply. To connect a graphic source successfully to a display, the bit assignment of D[27:0] is critical (and not D13 12 I necessarily intuitive). D14 14 Note: if application only requires 18-bit color, connect unused inputs D5, D10, D11, D16, D17, D23, and D27 to GND D15 15 D16 16 D17 18 D18 19 D19 20 D20 22 D21 23 D22 24 D23 25 D24 27 D25 28 D26 30 D27 50 5, 13, 21, 29, 33, 35, GND Supply Ground for VCC, IOVCC, LVDSVCC, and PLLVCC. 36, 43, 49, 53 IOVCC 1, 26 I/O supply reference voltage (1.8 V up to 3.3 V matching the GPU data output signal swing) Power Supply⁽¹⁾ LVDSVCC 44 3.3-V LVDS output analog supply PLLVCC 34 3.3-V PLL analog supply Device shut down; pull low (de-assert) to shut down the device (low power, resets all registers) SHTDN 32 I and high (assert) for normal operation. VCC 9 Power Supply⁽¹⁾ 3.3-V digital supply voltage Y0M 48 Y1M 46 Y2M 42 Differential LVDS data outputs. 0 Outputs are high-impedance when SHTDN is pulled low (de-asserted) Y0P 47 Y1P 45 Y2P 41 Differential LVDS Data outputs. Y3M 38 Output is high-impedance when SHTDN is pulled low (de-asserted). 0 Y3P 37 Note: if the application only requires 18-bit color, this output can be left open.

(1) For a multilayer pcb, TI recommends keeping one common GND layer underneath the device and connecting all ground terminals directly to this plane.



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
Supply voltage, VCC, IOVCC, LVDSVCC, PLLVCC ⁽²⁾	-0.5	4	V
Voltage at any output terminal	-0.5	VCC + 0.5	V
Voltage at any input terminal	-0.5	IOVCC + 0.5	V
Continuous power dissipation	See The	rmal Information	
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these oranyother conditions beyond those indicated under RecommendedOperatingConditions. Exposure to absolute-maximum-rated conditions for extended periodsmayaffect device reliability.

(2) All voltages are with respect to the GND terminals.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 5000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\rm (2)}$	± 1500	V

(1) JEDEC document JEP155 states that 500-V HBM allowssafemanufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allowssafemanufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, VCC		3	3.3	3.6	
_VDS output supply voltage, LVDSVCC		3	3.3	3.6	
PLL analog supply voltage, PLLVCC		3	3.3	3.6	V
IO input reference supply voltage, IOVCC		1.62	1.8 / 2.5 / 3.3	3.6	
Power supply noise on any VCC terminal				0.1	
High-level input voltage, V _{IH}	IOVCC = 1.8 V	IOVCC/2 + 0.3 V			V
	IOVCC = 2.5 V	IOVCC/2 + 0.4 V			
	IOVCC = 3.3 V	IOVCC/2 + 0.5 V			
	IOVCC = 1.8 V			IOVCC/2 - 0.3 V	V
Low-level input voltage, VIL	IOVCC = 2.5 V			IOVCC/2 - 0.4 V	
	IOVCC = 3.3 V			IOVCC/2 - 0.5 V	
Differential load impedance, ZL		90		132	Ω
Operating free-air temperature, T _A		-45		85	°C

7.4 Thermal Information

		SN65LVDS93B	
	THERMAL METRIC ⁽¹⁾	DGG (TSSOP)	UNIT
		56 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	62.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	18.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	31.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	30.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SLLSF55A-MARCH 2018-REVISED MAY 2018

2018

www.ti.com

NSTRUMENTS

EXAS

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _T	Input voltage threshold			IOVCC/2		V
V _{OD}	Differential steady-state output voltage magnitude	$R_1 = 100 \Omega$, See Figure 5	250		450	mV
$\Delta V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states			1	35	mV
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 5	1.125		1.375	v
V _{OC(PP)}	Peak-to-peak common-mode output voltage	t _{R/F} (Dx, CLKin) = 1 ns			35	mV
I _{IH}	High-level input current	V _{IH} = IOVCC 25		μA		
IIL	Low-level input current	$V_{IL} = 0 V$			±10	μA
	Chart aircuit autruit aurrant	V _{OY} = 0 V			±24	mA
l _{os}	Short-circuit output current	V _{OD} = 0 V			±12	mA
l _{oz}	High-impedance state output current	V _O = 0 V to VCC			±20	μA
	Input pulldown integrated resistor on all	IOVCC = 1.8 V	200			kΩ
R _{pdn}	inputs (Dx, CLKSEL, SHTDN, CLKIN)	IOVCC = 3.3 V	100			KΩ
la	Quiescent current	$\frac{\text{Disabled}}{\text{SHTDN}} = V_{IL}$		10	100	μA
		$\label{eq:shiftenergy} \begin{array}{ c c c c c } \hline \hline SHTDN = V_{IH}, \ R_L = 100 \ \Omega \ (5 \ places), \\ \hline grayscale \ pattern \ (Figure \ 6) \\ \hline VCC = 3.3 \ V, \ f_{CLK} = 75 \ MHz \end{array}$				
		I _(VCC) + I _(PLLVCC) + I _(LVDSVCC)		51.9		
		I _(IOVCC) with IOVCC = 3.3 V		0.4		mA
		I _(IOVCC) with IOVCC = 1.8 V		0.1		
		$\label{eq:shtDN} \begin{array}{ c c c c } \hline \hline SHTDN = V_{IH}, \ R_L = 100 \ \Omega \ (5 \ places), \ worst-case \ pattern \ (Figure \ 7), \\ VCC = 3.6 \ V, \ f_{CLK} = 75 \ MHz \end{array}$				
сс	Supply current (average)	$I_{(VCC)} + I_{(PLLVCC)} + I_{(LVDSVCC)}$		63.7		
		$I_{(IOVCC)}$ with IOVCC = 3.3 V		1.3		mA
		I _(IOVCC) with IOVCC = 1.8 V		0.5		
		$\label{eq:shtDN} \begin{array}{ c c c } \hline \hline SHTDN = V_{IH}, R_L = 100 \ \Omega \ (5 \ \text{places}), \text{worst-case pattern} \ (Figure \ 7), \\ f_{CLK} = 85 \ \text{MHz} \end{array}$				
		I _(VCC) + I _(PLLVCC) + I _(LVDSVCC)		75.1		
		I _(IOVCC) with IOVCC = 3.6 V		1.5		mA
		I _(IOVCC) with IOVCC = 1.8 V		0.6		
Cı	Input capacitance			2		pF

7.6 Timing Requirements

		MIN	MAX	UNIT
Input clock period, t _c		7.4	100	ns
Input clock modulation	w/ modulation frequency 30 kHz		8%	
Input clock modulation	w/ modulation frequency 50 kHz		6%	
High-level input clock pulse width duration, tw		0.4 t _c	0.6 t _c	ns
Input signal transition time, t _t			3	ns
Data set up time, D0 through D27 before CLKIN (See Figure 4)		2		ns
Data hold time, D0 through D27 after CLKIN		0.8		ns




7.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Delay time, CLKOUT↑ after Yn valid (serial bit position 0, equal D1, D9, D20, D5)		-0.1	0	0.1	ns
Delay time, CLKOUT↑ after Yn valid (serial bit position 1, equal D0, D8, D19, D27)		$^{1}/_{7}$ t _c - 0.1		$^{1}/_{7}$ t _c + 0.1	ns
Delay time, CLKOUT↑ after Yn valid (serial bit position 2, equal D7, D18, D26. D23)		$^{2}/_{7}$ t _c - 0.1		$^{2}/_{7}$ t _c + 0.1	ns
Delay time, CLKOUT↑ after Yn valid (serial bit position 3; equal D6, D15, D25, D17)	See Figure 8, t _C = 10 ns, Input clock jitter < 25 ps ⁽²⁾	$^{3}/_{7}$ t _c – 0.1		$^{3}/_{7}$ t _c + 0.1	ns
Delay time, CLKOUT↑ after Yn valid (serial bit position 4, equal D4, D14, D24, D16)		$^{4}/_{7}$ t _c - 0.1		$^{4}/_{7}$ t _c + 0.1	ns
Delay time, CLKOUT↑ after Yn valid (serial bit position 5, equal D3, D13, D22, D11)		$^{5}/_{7}$ t _c - 0.1		$^{5}/_{7}$ t _c + 0.1	ns
Delay time, CLKOUT↑ after Yn valid (serial bit position 6, equal D2, D12, D21, D10)		$^{6}/_{7}$ t _c - 0.1		$^{6}/_{7}$ t _c + 0.1	ns
Output clock period			t _c		ns
	t_{C} = 10 ns; clean reference clock, see Figure 9		±35		
O that takes to see to the second s ¹ ''''''''''''''''''''''''''''''''''''	t_{C} = 10 ns with 0.05UI added noise modulated at 3 MHz, see Figure 9	±44			
	t_{C} = 7.4 ns; clean reference clock, see Figure 9		±35		ps
	$t_{\rm C}$ = 7.4 ns with 0.05UI added noise modulated at 3 MHz, see Figure 9	±42			
High-level output clock pulse duration			$^{4}/_{7}$ t _c		ns
Differential output voltage transition time $(t_r \text{ or } t_f)$	See Figure 5		225	500	ps
Enable time, SHTDN↑ to phase lock (Yn valid)	$f_{(clk)} = 85 \text{ MHz}, \text{ See Figure 10}$		10		μs
Disable time, SHTDN↓ to off-state (CLKOUT high-impedance)	$f_{(clk)} = 85 \text{ MHz}, \text{ See Figure 11}$		12		ns
	 (serial bit position 0, equal D1, D9, D20, D5) Delay time, CLKOUT↑ after Yn valid (serial bit position 1, equal D0, D8, D19, D27) Delay time, CLKOUT↑ after Yn valid (serial bit position 2, equal D7, D18, D26, D23) Delay time, CLKOUT↑ after Yn valid (serial bit position 3; equal D6, D15, D25, D17) Delay time, CLKOUT↑ after Yn valid (serial bit position 4, equal D4, D14, D24, D16) Delay time, CLKOUT↑ after Yn valid (serial bit position 5, equal D3, D13, D22, D11) Delay time, CLKOUT↑ after Yn valid (serial bit position 6, equal D2, D12, D21, D10) Output clock period Output clock cycle-to-cycle jitter ⁽³⁾ High-level output clock pulse duration Differential output voltage transition time (t_r or t_f) Enable time, SHTDN↓ to off-state 	Delay time, CLKOUT1 after Yn valid (serial bit position 0, equal D1, D9, D20, D5)Serial bit position 0, equal D1, D9, D20, D5)Delay time, CLKOUT1 after Yn valid (serial bit position 1, equal D0, D8, D19, D27)See Figure 8, t_C = 10 ns, Input clock jitter / < 25 ps (2)	$\begin{array}{ c c c c } \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 0, equal D1, D9, D20, D5) \\ \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 1, equal D0, D8, D19, D27) \\ Delay time, CLKOUT↑ after Yn valid (serial bit position 2, equal D7, D18, D26, D23) \\ \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 3; equal D6, D15, D25, D17) \\ Delay time, CLKOUT↑ after Yn valid (serial bit position 4, equal D4, D14, D24, D16) \\ Delay time, CLKOUT↑ after Yn valid (serial bit position 5, equal D3, D13, D22, D11) \\ Delay time, CLKOUT↑ after Yn valid (serial bit position 6, equal D2, D12, D21, D10) \\ Output clock period \\ \hline t_{c} = 10 \text{ ns; clean reference clock, see Figure 9} \\ t_{c} = 7.4 \text{ ns; with 0.05UI added noise modulated at 3 MHz, see Figure 9} \\ t_{c} = 7.4 \text{ ns; with 0.05UI added noise modulated at 3 MHz, see Figure 9} \\ \hline t_{c} = 7.4 \text{ ns; with 0.05UI added noise modulated at 3 MHz, see Figure 9} \\ \hline High-level output clock pulse \\ duration \\ \hline Differential output voltage transition time (t, or t_i) \\ \hline Disable time, SHTDN↑ to phase lock (Yn valid) \\ \hline Disable time, SHTDN↓ to off-state \\ \hline t_{c} = 85 \text{ MHz}, See Figure 11 \\ \hline \end{array}$	$ \begin{array}{ c c c c c } \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 0, equal D1, D9, D17, D18, D27, D17) \\ \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 2, equal D7, D18, D26, D23) \\ \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 3; equal D6, D15, D25, D17) \\ \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 4, equal D4, D14, D24, D16) \\ \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 5, equal D3, D13, D22, D11) \\ \hline Delay time, CLKOUT↑ after Yn valid (serial bit position 6, equal D2, D12, D21, D10) \\ \hline Output clock period \\ \hline Output clock cycle-to-cycle jitter (3) \\ \hline High-level output clock pulse duration time (t, or t_h) \\ \hline Differential output voltage transition time (t, or t_h) to phase lock (Yn valid) \\ \hline Disable time, SHTDN↓ to off-state \\ \hline Disable time, SHTDN↓ to off-state \\ \hline Disable time, SHTDN↓ to off-state \\ \hline Dustable time, SHTDN↓ to phase lock \\ \hline Dustable time, SHTDN↓ to phase lock \\ \hline Dustable time, SHTDN↓ to phase lock \\ \hline Dustable time, SHTDN↓ to off-state \\ \hline Dustable time, SHTDN↓ to off-state \\ \hline Dustable time, SHTDN↓ to off-state \\ \hline Dustable time, SHTDN↓ to phase lock \\ \hline Dustable time, SHTDN↓ to phase lock \\ \hline Dustable time, SHTDN↓ to phase lock \\ \hline Dustable time (SHTDN) + to phase lock \\ \hline Dustable time (SHTDN) + to phase lock \\ \hline Dustable time (SHTDN$	$ \begin{array}{ c c c c } \hline Delay time, CLKOUT \uparrow after Yn valid (serial bit position 0, equal D1, D9, D20, D5) \\ \hline Delay time, CLKOUT \uparrow after Yn valid (serial bit position 1, equal D0, D8, D19, D27) \\ \hline Delay time, CLKOUT \uparrow after Yn valid (serial bit position 2, equal D7, D18, D26, D23) \\ \hline Delay time, CLKOUT \uparrow after Yn valid (serial bit position 3; equal D6, D15, D25, D17) \\ \hline Delay time, CLKOUT \uparrow after Yn valid (serial bit position 5, equal D4, D14, D24, D16) \\ \hline Delay time, CLKOUT \uparrow after Yn valid (serial bit position 5, equal D3, D13, D22, D11) \\ \hline Delay time, CLKOUT \uparrow after Yn valid (serial bit position 6, equal D2, D12, D21, D11) \\ \hline Delay time, CLKOUT \uparrow after Yn valid (serial bit position 6, equal D2, D12, D21, D10) \\ \hline Output clock period \\ \hline Cutput clock cycle-to-cycle jitter (3) \\ \hline High-level output clock pulse \\ \hline U_{1} = 10 ns; clean reference clock, see Figure 9 \\ \hline U_{2} = 10 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{1} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{1} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{1} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{1} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{1} = 7.4 ns; with 0.05UI added noise modulated at 3 MH2, see Figure 9 \\ \hline U_{2} = 7$


All typical values are at V_{CC} = 3.3V,T_A = 25°C.
 |Input clock jitter| is the magnitude of the change in theinputclock period.
 The output clock cycle-to-cycle jitter is the largestrecordedchange in the output clock period from one cycle to the next cycle observed over15,000cycles. Tektronix TDSJIT3 Jitter Analysis software was used to derive the maximum and minimumjittervalue.







7.8 Typical Characteristics



8 Parameter Measurement Information





Figure 3. Equivalent Input and Output Schematic Diagrams



All input timing is defined at IOVDD / 2 on an input signal with a 10% to 90% rise or fall time of less than 3 ns. CLKSEL = 0V.

Figure 4. Setup and Hold Time Definition









Figure 6. 16 Grayscale Test Pattern

STRUMENTS

XAS






CLKOUT is shown with CLKSEL at high-level. CLKIN polarity depends on CLKSEL input level.







TEXAS INSTRUMENTS

<u>www.ti.</u>com


9 Detailed Description

9.1 Overview

The SN65LVDS93B takes in three (or four) data words each containing seven single-ended data bits, and converts this to an LVDS serial output. Each serial output runs at seven times that of the parallel data rate. The deserializer (receiver) device operates in the reverse manner. The three (or four) LVDS serial inputs are transformed back to the original 7-bit parallel single-ended data. Additional TI solutions are available in 21:3 or 28:4 SerDes ratios.

- The 21-bit devices are designed for 6-bit RGB video for a total of 18 bits in addition to 3 extra bits for horizontal synchronization, vertical synchronization, and data enable.
- The 28-bit devices are intended for 8-bit RGB video applications. Again, the extra 4 bits are for horizontal synchronization, vertical synchronization, data enable, and the remaining is the reserved bit. These 28-bit devices can also be used in 6-bit and 4-bit RGB applications as shown in the subsequent system diagrams.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 TTL Input Data

The data inputs to the transmitter come from the graphics processor and consist of up to 24 bits of video information, a horizontal synchronization bit, a vertical synchronization bit, an enable bit, and a spare bit. The data can be loaded into the registers upon either the rising or falling edge of the input clock selectable by the CLKSEL pin. Data inputs are 1.8 V to 3.3 V tolerant for the SN65LVDS93B and can connect directly to low-power, low-voltage application and graphic processors. The bit mapping is listed in Table 1.

	RED	GREEN	BLUE		
LSB	R0	G0	B0		
	R1	G1	B1		
	R2	G2	B2		
4-bit MSB	R3	G3	B3		
	R4	G4	B4		
6-bit MSB	R5	G5	B5		
	R6	G6	B6		
8-bit MSB	R7	G7	В7		

Table 1. Pixel Bit Ordering

9.3.2 LVDS Output Data

The pixel data assignment is listed in Table 2 for 24-bit, 18-bit, and 12-bit color hosts.

SERIAL DATA DITO			8-BIT		6-BIT	4-BIT		
CHANNEL	DATA BITS	FORMAT-1	FORMAT-2	FORMAT-3		NON-LINEAR STEP SIZE	LINEAR STEP SIZE	
	D0	R0	R2	R2	R0	R2	VCC	
	D1	R1	R3	R3	R1	R3	GND	
	D2	R2	R4	R4	R2	R0	R0	
Y0	D3	R3	R5	R5	R3	R1	R1	
	D4	R4	R6	R6	R4	R2	R2	
	D6	R5	R7	R7	R5	R3	R3	
	D7	G0	G2	G2	G0	G2	VCC	
	D8	G1	G3	G3	G1	G3	GND	
	D9	G2	G4	G4	G2	G0	G0	
	D12	G3	G5	G5	G3	G1	G1	
Y1	D13	G4	G6	G6	G4	G2	G2	
	D14	G5	G7	G7	G5	G3	G3	
	D15	B0	B2	B2	B0	B2	VCC	
	D18	B1	B3	B3	B1	B3	GND	
	D19	B2	B4	B4	B2	B0	B0	
	D20	B3	B5	B5	B3	B1	B1	
	D21	B4	B6	B6	B4	B2	B2	
Y2	D22	B5	B7	B7	B5	B3	B3	
	D24	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC	HSYNC	
	D25	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC	VSYNC	
	D26	ENABLE	ENABLE	ENABLE	ENABLE	ENABLE	ENABLE	

Table 2. Pixel Data Assignment

D5

D10

D11

D16

D17

D23

CLKIN

R7

G6

G7

B6

B7

RSVD

CLK

R1

G0

G1

B0

Β1

RSVD

CLK

SERIAL

CHANNEL

Y3

CLKOUT

			-		
DATA BITS		8-BIT	6-BIT	4-BIT	
	FORMAT-1	FORMAT-2	FORMAT-3		NON-LINEAR STEP SIZE
D27	R6	R0	GND	GND	GND

GND

GND

GND

GND

GND

GND

CLK

GND

GND

GND

GND

GND

GND

CLK

Table 2. Pixel Data Assignment (continued)

9.4 Device Functional Modes

9.4.1 Input Clock Edge

The transmission of data bits D0 through D27 occurs as each are loaded into registers upon the edge of the CLKIN signal, where the rising or falling edge of the clock may be selected through CLKSEL. The selection of a clock rising edge occurs by inputting a high level to CLKSEL, which is achieved by populating pullup resistor to pull CLKSEL=high. Inputting a low level to select a clock falling edge is achieved by directly connecting CLKSEL to GND.

9.4.2 Low Power Mode

The SN65LVDS93B can be put in low-power consumption mode by active-low input SHTDN#. Connecting pin SHTDN# to GND will inhibit the clock and shut off the LVDS output drivers for lower power consumption. A lowlevel on this signal clears all internal registers to a low-level. Populate a pullup to VCC on SHTDN# to enable the device for normal operation.

www.ti.com

LINEAR STEP

SIZE

GND

GND

GND GND

GND

GND

GND

CLK

GND

GND

GND

GND

GND

GND

CLK



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This section describes the power up sequence, provides information on device connectivity to various GPU and LCD display panels, and offers a PCB routing example.

10.2 Typical Application




Figure 12. Schematic Reference

Typical Application (continued)

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
VCC	3.3 V
VCCIO	1.8 V
CLKIN	Falling edge
SHTDN#	High
Format	18-bit GPU to 24-bit LCD

Table 3. Design Parameters

10.2.2 Detailed Design Procedure

10.2.2.1 Power

The SN65LVDS93B does not require a specific power-up sequence.

The device is permitted to power up IOVC<u>C while</u> VCC, VCCPLL, and VCCLVDS remain powered down and connected to GND. The input level of the SHTDN during this time does not matter as only the input stage is powered up while all other device blocks are still powered down.

The device is also permitted to power up all 3.3-V power domains while IOVCC is still powered down to GND. The device will not suffer damage. However, in this case, all the I/Os are detected as logic HIGH, regardless of their true input voltage level. Hence, connecting SHTDN to GND will still be interpreted as a logic HIGH; the LVDS output stage turns on. The power consumption in this condition is significantly higher than standby mode, but still lower than normal mode.

The user experience can be impacted by the way a system powers up and powers down an LCD screen. The following sequence is recommended:

Power-up sequence (SN65LVDS93B SHTDN input initially low):

- A. Ramp up LCD power (maybe 0.5 ms to 10 ms) but keep backlight turned off.
- B. Wait for additional 0-200 ms to ensure display noise won't occur.
- C. Enable video source output; start sending black video data.
- D. Toggle SN65LVDS93B shutdown to $\overline{SHTDN} = V_{IH}$.
- E. Send >1 ms of black video data; this allows the SN65LVDS93B to be phase locked, and the display to show black data first.
- F. Start sending true image data.
- G. Enable backlight.


Power-down sequence (SN65LVDS93B SHTDN input initially high):

- A. Disable LCD backlight; wait for the minimum time specified in the LCD data sheet for the backlight to go low.
- B. Video source output data switch from active video data to black image data (all visible pixel turn black); drive this for >2 frame times.
- C. Set SN65LVDS93B input SHTDN = GND; wait for 250 ns.
- D. Disable the video output of the video source.
- E. Remove power from the LCD panel for lowest system power.

10.2.2.2 Signal Connectivity

While there is no formal industry standardized specification for the input interface of LVDS LCD panels, the industry has aligned over the years on a certain data format (bit order). through show how each signal should be connected from the graphic source through the SN65LVDS93B input, output and LVDS LCD panel input. Detailed notes are provided with each figure.





Copyright © 2017, Texas Instruments Incorporated

Note A. **FORMAT**: The majority of 24-bit LCD display panels require the two most significant bits (2 MSB) of each color to be transferred over the 4th serial data output Y3. A few 24-bit LCD display panels require the two LSBs of each color to be transmitted over the Y3 output. The system designer needs to verify which format is expected by checking the LCD display data sheet.

- Format 1: use with displays expecting the 2 MSB to be transmitted over the 4th data channel Y3. This is the dominate data format for LCD panels.
- Format 2: use with displays expecting the 2 LSB to be transmitted over the 4th data channel.

Note B. Rpullup: install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.

- C1: decoupling capacitor for the VDDIO supply; install at least 1x0.01μF.
- C2: decoupling capacitor for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
- C3: decoupling capacitor for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.


Note C. If RSVD is not driven to a valid logic level, then an external connection to GND is recommended.

Note D. RSVD must be driven to a valid logic level. All unused SN65LVDS93B inputs must be tied to a valid logic level.

Figure 13. 24-Bit Color Host to 24-Bit LCD Panel Application

NSTRUMENTS

ÈXAS




Note A. Leave output Y3 NC.

Note B.**Rpullup**: install only to use rising edge triggered clocking. **Rpulldown**: install only to use falling edge triggered clocking.

- C1: decoupling capacitor for the VDDIO supply; install at least 1x0.01µF.
- C2: decoupling capacitor for the VDD supply; install at least 1x0.1µF and 1x0.01µF.
- C3: decoupling capacitor for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

Figure 14. 18-Bit Color Host to 18-Bit Color LCD Panel Display Application





Note A. Leave output Y3 NC.

Note B. **R0**, **R1**, **G0**, **G1**, **B0**, **B1**: For improved image quality, the GPU should dither the 24-bit output pixel down to18-bit per pixel.

NoteC.**Rpullup:** install only to use rising edge triggered clocking.

Rpulldown: install only to use falling edge triggered clocking.

- C1: decoupling capacitor for the VDDIO supply; install at least 1x0.01 μ F.
- C2: decoupling capacitor for the VDD supply; install at least 1x0.1μF and 1x0.01μF.
- C3: decoupling capacitor for the VDDPLL and VDDLVDS supply; install at least 1x0.1µF and 1x0.01µF.

Figure 15. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application

SN65LVDS93B


SLLSF55A-MARCH 2018-REVISED MAY 2018



www.ti.com


10.2.2.3 PCB Routing

Figure 16 shows a possible breakout of the data input and output signals on two layers of a printed-circuit-board.





10.2.3 Application Curve





11 Power Supply Recommendations

Power supply PLL, IO, and LVDS pins must be uncoupled from each.

12 Layout

12.1 Layout Guidelines

12.1.1 Board Stackup

There is no fundamental information about how many layers should be used and how the board stackup should look. Again, the easiest way the get good results is to use the design from the EVMs of TI. The magazine *Elektronik Praxis* has published an article with an analysis of different board stackups. These are listed in Table 4. Generally, the use of microstrip traces needs at least two layers, whereas one of them must be a GND plane. Better is the use of a 4-layer PCB, with a GND and a VCC plane and two signal layers. If the circuit is complex and signals must be routed as stripline, because of propagation delay and/or characteristic impedance, a 6-layer stackup should be used.

	MODEL 1	MODEL 2	MODEL 3	MODEL 4
Layer 1	SIG	SIG	SIG	GND
Layer 2	SIG	GND	GND	SIG
Layer 3	VCC	VCC	SIG	VCC
Layer 4	GND	SIG	VCC	SIG
Decoupling	Good	Good	Bad	Bad
EMC	Bad	Bad	Bad	Bad
Signal Integrity	Bad	Bad	Good	Bad
Self Disturbance	Satisfaction	Satisfaction	Satisfaction	High

Table 4. Possible Board Stackup on a Four-Layer PCB

12.1.2 Power and Ground Planes

A complete ground plane in high-speed design is essential. Additionally, a complete power plane is recommended as well. In a complex system, several regulated voltages can be present. The best solution is for every voltage to have its own layer and its own ground plane. But this would result in a huge number of layers just for ground and supply voltages. What are the alternatives? Split the ground planes and the power planes? In a mixed-signal design, for example, using data converters, the manufacturer often recommends splitting the analog ground and the digital ground to avoid noise coupling between the digital part and the sensitive analog part. Take care when using split ground planes because:

- Split ground planes act as slot antennas and radiate.
- A routed trace over a gap creates large loop areas, because the return current cannot flow beside the signal, and the signal can induce noise into the nonrelated reference plane (Figure 18).
- With a proper signal routing, crosstalk also can arise in the return current path due to discontinuities in the ground plane. Always take care of the return current (Figure 19).

For Figure 19, do not route a signal referenced to digital ground over analog ground and vice versa. The return current cannot take the direct way along the signal trace and so a loop area occurs. Furthermore, the signal induces noise, due to crosstalk (dotted red line) into the analog ground plane.

TEXAS INSTRUMENTS

www.ti.com




Figure 18. Loop Area and Crosstalk Due to Poor Signal Routing and Ground Splitting





Figure 19. Crosstalk Induced by the Return Current Path

12.1.3 Traces, Vias, and Other PCB Components

A right angle in a trace can cause more radiation. The capacitance increases in the region of the corner, and the characteristic impedance changes. This impedance change causes reflections.

- Avoid right-angle bends in a trace and try to route them at least with two 45° corners. To minimize any impedance change, the best routing would be a round bend (see Figure 20).
- Separate high-speed signals (for example, clock signals) from low-speed signals and digital from analog signals; again, placement is important.
- To minimize crosstalk not only between two signals on one layer but also between adjacent layers, route them with 90° to each other.







12.2 Layout Example




Figure 21. EVM Top Layer – TSSOP Package

SN65LVDS93B SLLSF55A – MARCH 2018 – REVISED MAY 2018

Layout Example (continued)




Figure 22. EVM VCC Layer – TSSOP Package

Product Folder Links: SN65LVDS93B



www.ti.com



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following: LVDS SerDes Receiver, SNLS043H

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS93BDGG	ACTIVE	TSSOP	DGG	56	35	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS93B	Samples
SN65LVDS93BDGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS93B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF SN65LVDS93B :

Automotive: SN65LVDS93B-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS93BDGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS93BDGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0



5-Jan-2022

TUBE



*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN65LVDS93BDGG	DGG	TSSOP	56	35	530	11.89	3600	4.9

PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated