

8-Mbit (1M x 8) Static RAM

Features

- · High speed
 - $-t_{\Delta\Delta} = 10 \text{ ns}$
- · Low active power
 - $I_{CC} = 110 \text{ mA}$
- · Low CMOS standby power
 - $I_{SB2} = 20 \text{ mA}$
- · 2.0V data retention
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in lead-free 36-ball FBGA and 44-pin TSOP II ZS44 packages


Functional Description[1]

The CY7C1059DV33 is a high-performance CMOS Static RAM organized as 1M words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A19).

Reading from the device is accomplished by taking Chip Enable (\overline{OE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$ through I/O $_7$) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a Write operation (CE LOW, and WE LOW).

The CY7C1059DV33 is available in 36-ball FBGA and 44-pin TSOP II package with center power and ground (revolutionary) pinout.





Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



Pin Configuration





Selection Guide

| | –10 | Unit |
|------------------------------|------------|------|
| Maximum Access Time | 10 | ns |
| Maximum Operating Current | 110 | mA |
| Maximum CMOS Standby Current | 20 | mA |



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied.......55°C to +125°C Supply Voltage on V_{CC} to Relative $\mbox{GND}^{[2]}$ –0.5V to +4.6V DC Voltage Applied to Outputs in High-Z State $^{[2]}$ -0.3V to $\rm V_{CC}$ + 0.3V

| DC Input Voltage ^[2] | $-0.3V$ to $V_{CC} + 0.3V$ |
|---------------------------------|----------------------------|
| Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage | >2001V |
| (per MIL-STD-883, Method 3015) | |
| Latch-up Current | >200 mA |
| | |

Operating Range

| Range | Ambient Temperature | v _{cc} | |
|------------|---------------------|-----------------|--|
| Industrial | –40°C to +85°C | $3.3V\pm0.3V$ | |

Electrical Characteristics Over the Operating Range

| | | | | _ | 10 | |
|------------------|--|--|-----------|------|-----------------------|------|
| Parameter | Description | Test Conditions | | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$ | | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 2.0 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW Voltage ^[2] | | | -0.3 | 0.8 | V |
| I _{IX} | Input Leakage Current | $GND \leq V_I \leq V_{CC}$ | | -1 | +1 | μΑ |
| I _{OZ} | Output Leakage Current | $GND \le V_{OUT} \le V_{CC}$, Output D | isabled | -1 | +1 | μΑ |
| I _{CC} | V _{CC} Operating | $V_{CC} = Max., f = f_{MAX} = 1/t_{RC}$ | 100 MHz | | 110 | mA |
| | Supply Current | | 83 MHz | | 100 | |
| | | | 66 MHz | | 90 | |
| | | | 40 MHz | | 80 | |
| I _{SB1} | Automatic CE Power-down Current —TTL Inputs | Max. V_{CC} , $\overline{CE} \ge V_{IH} V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$ | | | 40 | mA |
| I _{SB2} | Automatic CE Power-down Current — CMOS Inputs | $\begin{array}{l} \text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \text{ or V}_{\text{IN}} \leq 0.3 \end{array}$ | 3V, f = 0 | | 20 | mA |

Capacitance^[3]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|-------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 16 | pF |
| C _{OUT} | I/O Capacitance | $V_{CC} = 3.3V$ | 16 | pF |

Thermal Resistance^[3]

| Parameter | Description | Test Conditions | FBGA | TSOP II | Unit |
|-----------------|--|---|------|---------|------|
| Θ_{JA} | Thermal Resistance (Junction to Ambient) | Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board | TBD | TBD | °C/W |
| Θ ^{JC} | Thermal Resistance (Junction to Case) | | TBD | TBD | °C/W |


Notes:

^{2.} V_{IL} (min.) = -2.0V and V_{IH} (max.) = V_{CC} + 2V for pulse durations of less than 20 ns.

3. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms^[4]



AC Switching Characteristics^[5] Over the Operating Range

| | | _ | 10 | |
|----------------------------|---|------|------|------|
| Parameter | Description | Min. | Max. | Unit |
| Read Cycle | | | 1 | |
| t _{power} [6] | V _{CC} (typical) to the first access | 100 | | μS |
| t _{RC} | Read Cycle Time | 10 | | ns |
| t _{AA} | Address to Data Valid | | 10 | ns |
| t _{oha} | Data Hold from Address Change | 3 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 10 | ns |
| t _{DOE} | OE LOW to Data Valid | | 5 | ns |
| t _{LZOE} | OE LOW to Low-Z | 0 | | ns |
| t _{HZOE} | OE HIGH to High-Z ^[7, 8] | | 5 | ns |
| t _{LZCE} | CE LOW to Low-Z ^[8] | 3 | | ns |
| t _{HZCE} | CE HIGH to High-Z ^[7, 8] | | 5 | ns |
| t _{PU} | CE LOW to Power-up | 0 | | ns |
| t _{PD} | CE HIGH to Power-down | | 10 | ns |
| Write Cycle ^{[9,} | 10] | • | | |
| t _{WC} | Write Cycle Time | 10 | | ns |
| t _{SCE} | CE LOW to Write End | 7 | | ns |
| t _{AW} | Address Set-up to Write End | 7 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | ns |
| t _{SA} | Address Set-up to Write Start | 0 | | ns |
| t _{PWE} | WE Pulse Width | 7 | | ns |
| t _{SD} | Data Set-up to Write End | 5 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | ns |
| t _{LZWE} | WE HIGH to Low-Z ^[8] | 3 | | ns |
| t _{HZWE} | WE LOW to High-Z ^[7, 8] | | 5 | ns |

Notes:

- 4. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).

- shown in Figure (c).

 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

 6. t_{POWER} gives the minimum amount of time that the power supply should be at stable, typical V_{CC} values until the first memory access can be performed.

 7. t_{HZOE}, t_{HZOE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.

 8. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.

 9. The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.


 10. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Data Retention Characteristics Over the Operating Range


| Parameter | Description | Conditions ^[11] | Min. | Max. | Unit |
|---------------------------------|--------------------------------------|---|-----------------|------|------|
| V_{DR} | V _{CC} for Data Retention | | 2.0 | | V |
| I _{CCDR} | Data Retention Current | $V_{CC} = V_{DR} = 2.0V,$ | | 20 | mA |
| t _{CDR} ^[3] | Chip Deselect to Data Retention Time | $CE \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or | 0 | | ns |
| t _R ^[12] | Operation Recovery Time | $V_{\rm IN} \leq 0.3V$ | t _{RC} | | ns |

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[13, 14]



Read Cycle No. 2 (OE Controlled)[14, 15]




Notes:

- 11. No inputs may exceed V_{CC} + 0.3V
 11. No inputs may exceed V_{CC} + 0.3V
 12. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 50 μs or stable at V_{CC(min.)} ≥ 50 μs.
 13. <u>Dev</u>ice is continuously selected. OE, CE = V_{IL}.
 14. WE is HIGH for Read cycle.
 15. Address valid prior to or coincident with CE transition LOW.




Switching Waveforms(continued)

Write Cycle No. 1(WE Controlled, OE HIGH During Write)[16, 17]



Write Cycle No. 2 (WE Controlled, OE LOW)[17]



Notes:

16. Data I/O is high-impedance if $\overline{OE} = V_{IH}$.

17. If \overline{CE} goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

18. During this period the I/Os are in the output state and input signals should not be applied.



Truth Table

| CE | OE | WE | I/O ₀ –I/O ₇ | Mode | Power |
|----|----|----|------------------------------------|----------------------------|----------------------------|
| Н | Х | Х | High-Z | Power-down | Standby (I _{SB}) |
| L | L | Н | Data Out | Read | Active (I _{CC}) |
| L | Х | L | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High-Z | Selected, Outputs Disabled | Active (I _{CC}) |

Ordering Information


| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|---------------------|--------------------|--------------------------|--------------------|
| 10 | CY7C1059DV33-10BAXI | 51-85105 | 36-ball FBGA (Pb-Free) | Industrial |
| | CY7C1059DV33-10ZSXI | 51-85087 | 44-pin TSOP II (Pb-Free) | |


Please contact your local Cypress sales representative for availability of these parts.


Package Diagrams

36-Ball FBGA (7.00 mm x 8.5 mm x 1.2 mm) (51-85105)

TOP VIEW BOTTOM VIEW








51-85105-*D





Package Diagrams (continued)


44-pin TSOP II (51-85087)

DIMENSION IN MM (INCH)
MAX
NIN









All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
|------|---------|------------|--------------------|---|
| ** | 342195 | See ECN | PCI | New Data Sheet |
| *A | 380574 | See ECN | SYT | Redefined I_{CC} values for Com'l and Ind'l temperature ranges I_{CC} (Com'l): Changed from 110, 90 and 80 mA to 110, 100 and 95 mA for 8 10 and 12 ns speed bins respectively I_{CC} (Ind'l): Changed from 110, 90 and 80 mA to 120, 110 and 105 mA for 8 10 and 12 ns speed bins respectively Changed the Capacitance values from 8 pF to 10 pF on Page # 3 |
| *B | 485796 | See ECN | NXR | Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -8 and -12 Speed bins from product offering, Removed Commercial Operating Range option, Modified Maximum Ratings for DC input voltage from -0.5V to -0.3V and $V_{CC}+0.5V$ to $V_{CC}+0.3V$ Updated footnote #7 on High-Z parameter measurement Added footnote #11 Changed the Description of I_{IX} from Input Load Current to Input Leakage Current. Updated the Ordering Information table and Replaced Package Name colum with Package Diagram. |