







BQ24091, BQ24092, BQ24093, BQ24095, BQ24090 SLUS968H - JANUARY 2010 - REVISED APRIL 2021

BQ2409x 1-A, Single-Input, Single-Cell Li-Ion and Li-Pol Battery Chargers

1 Features

- Charging
 - 1% charge voltage accuracy
 - 10% charge current accuracy
 - Pin selectable USB 100-mA and 500-mA maximum input current limit
 - Programmable termination and precharge threshold
- Protection
 - 6.6-V overvoltage protection
 - Input voltage dynamic power management
 - 125°C thermal regulation; 150°C thermal shutdown protection
 - OUT short-circuit protection and ISET short detection
 - Operation over JEITA range via battery NTC $-\frac{1}{2}$ fast-charge-current at cold, 4.06 V at hot,
 - Fixed 10-hour safety timer
- System
 - Automatic Termination and Timer Disable Mode (TTDM) for absent battery pack with thermistor
 - Status indication charging/done
 - Available in a small 10-pin MSOP package

2 Applications

- Smart phones
- **PDAs**
- MP3 players
- Low-power handheld devices

3 Description

The BQ2409x series of devices are highly integrated Li-ion and Li-Pol linear chargers devices targeted at space-limited portable applications. The devices operate from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters.

The BQ2409x has a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10-hour safety timer.

The battery is charged in three phases: conditioning, constant current and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
BQ2409x	HVSSOP (10)	3.00 mm x 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features		1	9.3 Feature Description	18
2 Applications.		1	9.4 Device Functional Modes	<mark>2</mark> 4
3 Description		1	10 Application and Implementation	<mark>27</mark>
	ory			
	continued)			
	ns			
	ation and Functions			
8 Specification	S	6	12.1 Layout Guidelines	
8.1 Absolute N	Maximum Ratings ⁽¹⁾	6	12.2 Layout Example	31
	ngs(1)			
	ended Operating Conditions ⁽¹⁾			
	nformation			
	n Ratings ⁽¹⁾ (2)			
	Characteristics		• •	
	naracteristics cription			
	лрион			
	l Block Diagram			33
4 Revision Changes from	History n Revision G (August 2015) to Re	visio	on H (April 2021)	Page
			nd cross-references throughout the document	
			3 mm ² in the Section 6 table	
			the Electrical Characteristics table	
			Electrical Characteristics table	
	n Revision F (December 2014) to l			Page
Changed B	Q24095 V _{O(REG)} value From: 4.20 \	/ To:	4.35 V in the Section 6 table	5
Changes from	n Revision E (September 2013) to	Rev	ision F (December 2014)	Page
 Added ESE 	Patings table, Feature Description	sect	tion, Device Functional Modes, Application and	
Implementa	ation section, Power Supply Recomi	mend	dations section, Layout section, Device and	
Documenta	ntion Support section, and Mechanic	al, P	Packaging, and Orderable Information section	1
	n Revision D (December 2012) to			Page
Deleted the	MARKING column from the ORDE	KING	G INFORMATION table, and added table note 1.	4
Changes from	n Revision C (May 2012) to Revisi	on D	(December 2012)	Page
			table	
 Changed B 	Q24090/2 to BQ24090/2/5 for TS p	in de	scription in Pin Functions table	<mark>5</mark>
			istics table	
			h	
			oh to Load Regulation - BQ24095 graph	
Changes from	n Revision B (June 2010) to Revis	ion (C (May 2012)	Page
Changes from	n Revision A (February 2010) to R	ovie	ion B (lune 2010)	Page
			it From: BQ24090 To: BQ2409x	



•	Changed the ORDERING INFORMATION table Marking column From: Product Preview To: bq24092 bq24093	
С	hanges from Revision * (January 2010) to Revision A (February 2010)	Page
•	Changed V _{DO(IN-OUT)} , MAX value From: 500 mV To: 520 mV in the Electrical Characteristics table	7
•	Changed I _{PRE-TERM} MAX value From: 79 µA to 81µA in the Electrical Characteristics table	7
	Changed V _{CLAMP(TS)} MIN value From: 1900 mV to 1800 mV in the Electrical Characteristics table	



5 Description (continued)

The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The pre-charge current and termination current threshold are programmed via an external resistor. The fast charge current value is also programmable via an external resistor.



6 Device Options

PART NUMBER	V _{O(REG)}	V _{OVP}	JEITA	TS/CE	PG	PACKAGE
BQ24090	4.20 V	6.6 V	No	10 kΩ NTC	Yes	10 pin 3 x 3 mm ²
BQ24091	4.20 V	6.6 V	No	100 kΩ NTC	Yes	10 pin 3 x 3 mm ²
BQ24092	4.20 V	6.6 V	Yes	10 kΩ NTC	Yes	10 pin 3 x 3 mm ²
BQ24093	4.20 V	6.6 V	Yes	100 kΩ NTC	Yes	10 pin 3 x 3 mm ²
BQ24095	4.35 V	6.6 V	No	10 kΩ NTC	Yes	10 pin 3 x 3 mm ²

7 Pin Configuration and Functions




Figure 7-1. DGQ Package 10 Pins Top View

Table 7-1. Pin Functions

PIN			DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
CHG	8	0	Low (FET on) indicates charging and Open Drain (FET off) indicates no charging or charge complete.
IN	1	ı	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors 1 μ F to 10 μ F, connect from IN to V _{SS} .
ISET	2	ı	Programs the fast-charge current setting. External resistor from ISET to VSS defines fast charge current value. Range is 10.8 k Ω (50 mA) to 540 Ω (1000 mA).
ISET2	7	ı	Programming the input/output current limit for the USB or adaptor source: high = 500 mA max, low = ISET, FLOAT = 100 mA max.
NC	6	NA	Do not make a connection to this pin (for internal use) – do not route through this pin.
OUT	10	0	Battery connection. System load may be connected. Average load should not be excessive, allowing battery to charge within the 10 hour safety timer window. Expected range of bypass capacitors 1 μ F to 10 μ F.
PG	5	0	Low (FET on) indicates the input voltage is above UVLO and the OUT (battery) voltage.
PRE-TERM	4	ı	Programs the current termination threshold (5 to 50% of lout which is set by ISET) and sets the precharge current to twice the termination current level. Expected range of programming resistor is 1 k Ω to 10 k Ω (2k: Ipgm/10 for term; Ipgm/5 for precharge).
TS	9	1	Temperature sense pin connected to BQ24090/2/5 -10k at 25°C NTC thermistor and BQ24091/3 -100 k at 25°C NTC thermistor, in the battery pack. Floating TS pin or pulling high puts part in TTDM Charger Mode and disable TS monitoring, timers and termination. Pulling pin low disables the IC. If NTC sensing is not needed, connect this pin to VSS through an external $10-k\Omega/100-k\Omega$ resistor. A 250 $k\Omega$ from TS to ground will prevent IC entering TTDM mode when battery with thermistor is removed.
VSS	3	_	Ground terminal
Thermal Pad and Package	_	_	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.



8 Specifications

8.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature (unless otherwise noted)

over speraung nee am tempera	,	MIN	MAX	UNIT
	IN (with respect to VSS)	-0.3	12	V
Input voltage ⁽²⁾	OUT (with respect to VSS)	-0.3	7	V
input voltago	PRE-TERM, ISET, ISET2, TS, CHG, PG, ASI, ASO (with respect to VSS)	-0.3	7	V
Input current	IN		1.25	Α
Output current (continuous)	OUT		1.25	Α
Output sink current	CHG		15	mA
Junction temperature, T _J	perature, T _J –40 150		°C	
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltage values are with respect to the network ground terminal unless otherwise noted.



8.3 Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
V	IN voltage range	3.5	12	V
V _{IN}	IN operating voltage range, Restricted by V _{DPM} and V _{OVP}	4.45	6.45	V
I _{IN}	Input current, IN pin		1.0	Α
I _{OUT}	Current, OUT pin		1.0	Α
T _J	Junction temperature	0	125	°C
R _{PRE-TERM}	Programs precharge and termination current thresholds	1	10	kΩ
R _{ISET}	Fast-charge current programming resistor	0.540	49.9	kΩ
R _{TS}	10-kΩ NTC thermistor range without entering BAT_EN or TTDM	1.66	258	kΩ

⁽¹⁾ Operation with V_{IN} less than 4.5 V or in drop-out may result in reduced performance.

8.4 Thermal Information

	BQ2409x		
	THERMAL METRIC ⁽¹⁾	DGQ	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	71.2	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	53.9	
R _{0JB}	Junction-to-board thermal resistance	45.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.5	C/VV
ΨЈВ	Junction-to-board characterization parameter	44.9	1
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	19.2	1

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

8.5 Dissipation Ratings⁽¹⁾ (2)

PACKAGE	R _{θJA}	R _{eJC}	T _A ≤ 25°C POWER RATING	DERATING FACTOR T _A > 25°C
5 x 3 mm MSOP	52°C/W	48°C/W	1.92 W	19.2 mW/°C

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

8.6 Electrical Characteristics

over junction temperature range 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
UVLO	Undervoltage lock-out exit	V_{IN} : 0 V $ ightarrow$ 4 V update based on sim/char	3.15	3.3	3.45	V
V _{HYS_UVLO}	Hysteresis on V _{UVLO_RISE} falling	V _{IN} : 4 V→0 V, V _{UVLO_FALL} = V _{UVLO_RISE} -V _{HYS-UVLO}	175	227	280	mV
V _{IN-DT}	Input power good detection threshold is V _{OUT} + V _{IN-DT}	(Input power good if $V_{IN} > V_{OUT} + V_{IN-DT}$); $V_{OUT} = 3.6 \text{ V}, V_{IN}$: $3.5 \text{ V} \rightarrow 4 \text{ V}$	30	80	145	mV
V _{HYS-INDT}	Hysteresis on V _{IN-DT} falling	V_{OUT} = 3.6 V, V_{IN} : 4 V \rightarrow 3.5 V		31		mV
t _{DGL(PG_PWR)}	Deglitch time on exiting sleep.	Time measured from $V_{IN}\!\!:\!0~V\to 5~V$ 1-µs rise time to PG = low, V_{OUT} = 3.6 V		45		μs
t _{DGL(PG_NO-}	Deglitch time on V _{HYS-INDT} power down. Same as entering sleep.	Time measured from V _{IN} : 5 V \rightarrow 3.2 V 1-µs fall time to \overline{PG} = OC, V _{OUT} = 3.6 V		29		ms
V _{OVP}	Input overvoltage protection threshold	V_{IN} : 5 V \rightarrow 7 V	6.5	6.65	6.8	V
t _{DGL(OVP-SET)}	Input overvoltage blanking time	V_{IN} : 5 V \rightarrow 7 V		113		μs

⁽²⁾ This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2×3 via matrix

over junction temperature range 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

togl(ovp-rec) Degli Vin-dpm USB prote Iin-usb-cl USB ISET SHORT CIRCL Riset_short fault togl_short Short Iout_cl Maxi (Clar BATTERY SHORT Unres Vout(sc-hys) OUT Iout(sc) Sour short Iout(pdwn) Batte Iout(pdwn) Stand Icc Activ BATTERY CHARGE Vout(reeg) Batte Vo_ht(reeg) Batte Vo_ht(reag) Prog curre Vbo(in-out) Drop Iout Outp	ghest resistor value considered a ult (short). Monitored for lout>90 mA eglitch time transition from ISET ort to lout disable aximum OUT current limit Regulation lamp)	$ \begin{aligned} & V_{\text{IN}} : 7 \text{ V} \rightarrow 5 \text{ V} \\ & \text{Time measured from } V_{\text{IN}} : 7 \text{ V} \rightarrow 5 \text{ V} \text{ 1-μs fall-time to} \\ & \text{PG} = \text{LO} \end{aligned} $ Feature active in USB Mode; Limit input source current to 50 mA; $V_{\text{OUT}} = 3.5 \text{ V}$; $R_{\text{ISET}} = 825 \Omega$ Feature active in Adaptor Mode; Limit input source current to 50 mA; $V_{\text{OUT}} = 3.5 \text{ V}$; $R_{\text{ISET}} = 825 \Omega$ ISET2 = Float; $R_{\text{ISET}} = 825 \Omega$ ISET2 = High; $R_{\text{ISET}} = 825 \Omega$ ISET2 = High; $R_{\text{ISET}} = 825 \Omega$ Riset: $600 \Omega \rightarrow 250 \Omega$, I_{OUT} latches off, cycle power to reset. $ \text{Clear fault by cycling IN or TS/ } \overline{\text{BAT_EN}} \\ V_{\text{IN}} = 5 \text{ V}, V_{\text{OUT}} = 3.6 \text{ V}, V_{\text{ISET2}} = \text{Low}, R_{\text{ISET}} : 600 \Omega \rightarrow 250 \Omega$, lout latches off after $t_{\text{DGL-SHORT}}$ $ V_{\text{OUT}} : 3 \text{ V} \rightarrow 0.5 \text{ V}$, no deglitch $ Recovery ≥ V_{\text{OUT}(SC)} + V_{\text{OUT}(SC-HYS)}$; rising, no deglitch	4.34 4.24 85 430 280 1.05	95 30 4.4 4.3 92 462	4.46 4.36 100 500	mV μs V mA
togl(OVP-REC) Degli Vin-DPM USB protes In-USB-CL USB ISET SHORT CIRCLE RISET_SHORT Fault togl_SHORT SHORT IOUT_CL Maxi (Clar BATTERY SHORT Fires Vout(SC-HYS) OUT IOUT(SC) Sour short IOUT(PDWN) Batte IOUT(PDWN) Stand ICC Activ BATTERY CHARGE Vout(REG) Batte Vo_HT(REG) Batte Vo_HT(REG) Prog Curre Voo(IN-OUT) Drop IOUT Outp Kiset Fast BQ24	eglitch time exiting OVP SB/Adaptor low input voltage of tection. Restricts lout at V _{IN-DPM} SB input I-Limit 100 mA SB input I-Limit 500 mA CUIT TEST ghest resistor value considered a alt (short). Monitored for lout>90 mA eglitch time transition from ISET ort to lout disable aximum OUT current limit Regulation lamp) T PROTECTION JT pin short-circuit detection reshold/ precharge threshold JT pin short hysteresis ource current to OUT pin during	Time measured from V _{IN} : 7 V \rightarrow 5 V 1-µs fall-time to \overline{PG} = LO Feature active in USB Mode; Limit input source current to 50 mA; V _{OUT} = 3.5 V; R _{ISET} = 825 Ω Feature active in Adaptor Mode; Limit input source current to 50 mA; V _{OUT} = 3.5 V; R _{ISET} = 825 Ω ISET2 = Float; R _{ISET} = 825 Ω ISET2 = High; R _{ISET} = 825 Ω Riset: $600 \Omega \rightarrow 250 \Omega$, I _{OUT} latches off, cycle power to reset. Clear fault by cycling IN or TS/ \overline{BAT} _EN V _{IN} = 5 V, V _{OUT} = 3.6 V, V _{ISET2} = Low, R _{ISET} : $600 \Omega \rightarrow 250 \Omega$, lout latches off after t _{DGL-SHORT} V_{OUT} : $3 V \rightarrow 0.5 V$, no deglitch Recovery $\geq V_{OUT(SC)} + V_{OUT(SC-HYS)}$; rising, no	4.24 85 430 280	4.4 4.3 92 462	4.36 100 500 500	V mA
VIN-DPM protes IIN-USB-CL USB ISET SHORT CIRCU RISET_SHORT High- fault tpgl_SHORT Deglishort IOUT_CL Maxi (Clar BATTERY SHORT Thres VOUT(SC) OUT IOUT(SC) Sour short QUIESCENT CURR IOUT(PDWN) Batte IOUT(PDWN) Stan- ICC Activ BATTERY CHARGE VOUT(REG) Batte VO_HT(REG) Batte VO_HT(REG) Prog CUITE VDO(IN-OUT) Drop IOUT Outp KISET Fast BQ2- Reserved.	cotection. Restricts lout at V _{IN-DPM} SB input I-Limit 100 mA SB input I-Limit 500 mA CUIT TEST ghest resistor value considered a ault (short). Monitored for lout>90 mA eglitch time transition from ISET ort to lout disable aximum OUT current limit Regulation lamp) T PROTECTION UT pin short-circuit detection reshold/ precharge threshold UT pin short hysteresis burce current to OUT pin during	current to 50 mA; $V_{OUT} = 3.5 \text{ V}$; $R_{ISET} = 825 \Omega$ Feature active in Adaptor Mode; Limit input source current to 50 mA; $V_{OUT} = 3.5 \text{ V}$; $R_{ISET} = 825 \Omega$ ISET2 = Float; $R_{ISET} = 825 \Omega$ ISET2 = High; $R_{ISET} = 825 \Omega$ Riset: $600 \Omega \rightarrow 250 \Omega$, I_{OUT} latches off, cycle power to reset. Clear fault by cycling IN or TS/ \overline{BAT}_{EN} $V_{IN} = 5 \text{ V}$, $V_{OUT} = 3.6 \text{ V}$, $V_{ISET2} = \text{Low}$, R_{ISET} : $600 \Omega \rightarrow 250 \Omega$, lout latches off after $t_{DGL-SHORT}$ V_{OUT} : $3 \text{ V} \rightarrow 0.5 \text{ V}$, no deglitch Recovery $\geq V_{OUT(SC)} + V_{OUT(SC-HYS)}$; rising, no	4.24 85 430 280	4.3 92 462	4.36 100 500 500	mA
Innusb-cl Iset short circu Riset_short short togl_short Iout_cl Clar Wout(sc) OUT Iout(sc) Cuiescent cure Iout(pone) Iout(pone) Iout(pone) Iout Battery charge Vout(reg) Battery charge Vout(reg) Battery charge Vout(reg) Iout(reg) Battery charge Vout(reg) Battery charge Battery charge Battery charge Battery charge Fastery charge Vout(reg) Battery charge Ba	GB input I-Limit 100 mA GB input I-Limit 500 mA CUIT TEST ghest resistor value considered a alt (short). Monitored for lout>90 mA eglitch time transition from ISET ort to lout disable aximum OUT current limit Regulation lamp) T PROTECTION JT pin short-circuit detection reshold/ precharge threshold JT pin short hysteresis burce current to OUT pin during	current to 50 mA; $V_{OUT} = 3.5 \text{ V}$; $R_{ISET} = 825 \Omega$ $ISET2 = Float; R_{ISET} = 825 \Omega$ $ISET2 = High; R_{ISET} = 825 \Omega$ $Riset: 600 \Omega \rightarrow 250 \Omega, I_{OUT} \text{ latches off, cycle power to reset.}$ $Clear fault by cycling IN or TS/ \overline{BAT_EN}$ $V_{IN} = 5 \text{ V}, V_{OUT} = 3.6 \text{ V}, V_{ISET2} = \text{Low, R}_{ISET}$ $600 \Omega \rightarrow 250 \Omega, \text{ lout latches off after t}_{DGL-SHORT}$ $V_{OUT}: 3 \text{ V} \rightarrow 0.5 \text{ V}, \text{ no deglitch}$ $Recovery \geq V_{OUT(SC)} + V_{OUT(SC-HYS)}; \text{ rising, no}$	85 430 280 1.05	92 462	100 500	mA
IN-USB-CL ISET SHORT CIRCU RISET_SHORT RISET_SHORT Deglishort LOUT_CL MAXI (Clar BATTERY SHORT F VOUT(SC) UUT COUT(SC) UUT COUT(SC) UUT COUT(SC) UUT COUT(SC) COUT COUT(SC) COUT COUT(SC) COUT COUT(SC) COUT COUT(SC) COUT COUT(SC) COUT COUT COUT COUT COUT COUT COUT COU	GB input I-Limit 500 mA CUIT TEST ghest resistor value considered a alt (short). Monitored for lout>90 mA eglitch time transition from ISET ort to lout disable aximum OUT current limit Regulation lamp) T PROTECTION UT pin short-circuit detection reshold/ precharge threshold UT pin short hysteresis ource current to OUT pin during	ISET2 = High; R _{ISET} = 825 Ω Riset: $600 \Omega \rightarrow 250 \Omega$, I _{OUT} latches off, cycle power to reset. Clear fault by cycling IN or TS/ BAT_EN V _{IN} = 5 V, V _{OUT} = 3.6 V, V _{ISET2} = Low, R _{ISET} : $600 \Omega \rightarrow 250 \Omega$, lout latches off after t _{DGL-SHORT} $V_{OUT}: 3 V \rightarrow 0.5 V$, no deglitch Recovery ≥ V _{OUT(SC)} + V _{OUT(SC-HYS)} ; rising, no	280	462	500	Ω
ISET SHORT CIRCLE RISET_SHORT Fault tDGL_SHORT SHORT IOUT_CL MAXI (Clar BATTERY SHORT FIT VOUT(SC) OUT IOUT(SC) SOUT Short QUIESCENT CURR IOUT(PDWN) Batte IOUT(PDWN) Stand ICC Activ BATTERY CHARGE VOUT(REG) Batte (BQ2 Batte VO_HT(REG) Prog CUITE VDO(IN-OUT) Drop IOUT Outp KISET Fast BQ2	CUIT TEST ghest resistor value considered a alt (short). Monitored for lout>90 mA aglitch time transition from ISET ort to lout disable aximum OUT current limit Regulation lamp) T PROTECTION JT pin short-circuit detection reshold/ precharge threshold JT pin short hysteresis ource current to OUT pin during	Riset: $600~\Omega \rightarrow 250~\Omega$, I_{OUT} latches off, cycle power to reset. Clear fault by cycling IN or TS/ \overline{BAT} _EN $V_{IN} = 5~V$, $V_{OUT} = 3.6~V$, $V_{ISET2} = Low$, R_{ISET} : $600~\Omega \rightarrow 250~\Omega$, lout latches off after $t_{DGL-SHORT}$ V_{OUT} : $3~V \rightarrow 0.5~V$, no deglitch Recovery $\geq V_{OUT(SC)} + V_{OUT(SC-HYS)}$; rising, no	280		500	Ω
RISET_SHORT High fault tbgl_SHORT Deglishort lout_CL (Clar BATTERY SHORT F Vout(SC) OUT thres Vout(SC-HYS) OUT GUIESCENT CURR IOUT(DONE) OUT IN(STDBY) Stand ICC Activ BATTERY CHARGE VOUT(REG) Batte (BQ2 Batte VO_HT(REG) Prog Curre VDO(IN-OUT) Drop IOUT Outp KISET Fast BQ2	ghest resistor value considered a ult (short). Monitored for lout>90 mA eglitch time transition from ISET ort to lout disable aximum OUT current limit Regulation lamp) T PROTECTION JT pin short-circuit detection reshold/ precharge threshold JT pin short hysteresis ource current to OUT pin during	to reset. Clear fault by cycling IN or TS/ $\overline{BAT_EN}$ $V_{IN} = 5 \text{ V, } V_{OUT} = 3.6 \text{ V, } V_{ISET2} = \text{Low, } R_{ISET}:$ $600 \Omega \rightarrow 250 \Omega$, lout latches off after $t_{DGL-SHORT}$ $V_{OUT}: 3 \text{ V} \rightarrow 0.5 \text{ V, no deglitch}$ Recovery $\geq V_{OUT(SC)} + V_{OUT(SC-HYS)}$; rising, no	1.05	1		
RISET_SHORT fault tDGL_SHORT Degli Short lOUT_CL (Clar BATTERY SHORT F VOUT(SC) OUT lOUT(SC) SOUT Short QUIESCENT CURR lOUT(PDWN) Batte lOUT(PDWN) Stand lCC Activ BATTERY CHARGE VOUT(REG) Batte (BQ2 Batte VO_HT(REG) Prog CUITE VDO(IN-OUT) Drop lOUT Outp KISET Fast BQ2	alt (short). Monitored for lout>90 mA eglitch time transition from ISET ort to lout disable aximum OUT current limit Regulation lamp) T PROTECTION UT pin short-circuit detection reshold/ precharge threshold UT pin short hysteresis ource current to OUT pin during	to reset. Clear fault by cycling IN or TS/ $\overline{BAT_EN}$ $V_{IN} = 5 \text{ V, } V_{OUT} = 3.6 \text{ V, } V_{ISET2} = \text{Low, } R_{ISET}:$ $600 \Omega \rightarrow 250 \Omega$, lout latches off after $t_{DGL-SHORT}$ $V_{OUT}: 3 \text{ V} \rightarrow 0.5 \text{ V, no deglitch}$ Recovery $\geq V_{OUT(SC)} + V_{OUT(SC-HYS)}$; rising, no	1.05	1		
TOGL_SHORT SHORT IOUT_CL Maxi (Clar BATTERY SHORT F VOUT(SC) OUT IOUT(SC) SOUT ShORT QUIESCENT CURR IOUT(PDWN) Batte IOUT(DONE) OUT IN(STDBY) Stand ICC Activ BATTERY CHARGE VOUT(REG) Batte (BQ2 Batte VO_HT(REG) Prog CUITE VDO(IN-OUT) Drop IOUT Outp KISET Fast BQ2	ort to lout disable aximum OUT current limit Regulation lamp) T PROTECTION UT pin short-circuit detection reshold/ precharge threshold UT pin short hysteresis Durce current to OUT pin during	V_{IN} = 5 V, V_{OUT} = 3.6 V, V_{ISET2} = Low, R_{ISET} : 600 $\Omega \to 250 \ \Omega$, lout latches off after $t_{\text{DGL-SHORT}}$ V_{OUT} : 3 V \to 0.5 V, no deglitch Recovery $\geq V_{\text{OUT}(SC)} + V_{\text{OUT}(SC-HYS)}$; rising, no		1	1.4	ms
BATTERY SHORT F VouT(SC) OUT thres VouT(SC-HYS) OUT louT(SC-HYS) OUT QUIESCENT CURR louT(PDWN) Batte louT(DONE) OUT lin(STDBY) Stand lcc Activ BATTERY CHARGE VouT(REG) Batte (BQ2 Batte Vo_HT(REG) Prog curre VDO(IN-OUT) Drop louT Outp KISET Fast BQ2	Iamp) T PROTECTION UT pin short-circuit detection reshold/ precharge threshold UT pin short hysteresis Durce current to OUT pin during	$600~\Omega \rightarrow 250~\Omega$, lout latches off after $t_{DGL\text{-}SHORT}$ V_{OUT} : $3~V \rightarrow 0.5~V$, no deglitch $Recovery \geq V_{OUT(SC)} + V_{OUT(SC\text{-}HYS)}; rising, no$			1.4	
Vout(SC) Vout(SC-HYS) Vout(SC-HYS) OUT Iout(SC) QUIESCENT CURR Iout(PDWN) Iout(DONE) OUT Ink(STDBY) Stand Icc Activ BATTERY CHARGE Vout(REG) Batte Vo_HT(REG) Prog curre VDO(IN-OUT) Drop Iout Cutp Kiset Fast BQ24	JT pin short-circuit detection reshold/ precharge threshold JT pin short hysteresis burce current to OUT pin during	Recovery ≥ V _{OUT(SC)} + V _{OUT(SC-HYS)} ; rising, no	0.75			Α
Vout(SC) thres Vout(SC-HYS) OUT Iout(SC) Sour short QUIESCENT CURR Iout(PDWN) Batte Iout(DONE) OUT In(STDBY) Stand CC Activ BATTERY CHARGE Vout(REG) Batte (BQ2 Batte Vo_HT(REG) Prog Curre VDO(IN-OUT) Drop Iout Outp Kiset BQ2	reshold/ precharge threshold UT pin short hysteresis ource current to OUT pin during	Recovery ≥ V _{OUT(SC)} + V _{OUT(SC-HYS)} ; rising, no	0.75			
IOUT(SC) Sour short QUIESCENT CURR IOUT(PDWN) Batte IOUT(DONE) OUT IIN(STDBY) Stand ICC Activ BATTERY CHARGE VOUT(REG) Batte (BQ2 Batte VO_HT(REG) Prog curre VDO(IN-OUT) Drop IOUT VISET Fast BQ2	ource current to OUT pin during			0.8	0.85	V
TOUT(SC) Short				77		mV
I_OUT(PDWN)			10	15	20	mA
IOUT(DONE) OUT IIN(STDBY) Stand ICC Activ BATTERY CHARGE VOUT(REG) Batte (BQ2 Batte VO_HT(REG) Prog curre VDO(IN-OUT) Drop IOUT Outp KISET Fast BQ2	RRENT					
Inix(STDBY) Standard Inix(STDBY) Stand	attery current into OUT pin	V _{IN} = 0 V			1	
I _{CC} Activ	JT pin current, charging terminated	V _{IN} = 6 V, V _{OUT} > V _{OUT(REG)}			6	μA
BATTERY CHARGE Vout(REG) Batte (BQ2 Batte Vo_HT(REG) Bout Reg Prog curre VDO(IN-OUT) Drop LOUT KISET Batte BQ2 Fast BQ2	andby current into IN pin	TS = LO, V _{IN} ≤ 6 V			125	μA
Vout(REG) Batte (BQ2) Batte Batte Vo_HT(REG) Batte BQ2 Prog curre VDUT(RANGE) Drop IOUT Outp Kiset Fast BQ2	tive supply current, IN pin	TS = open, V _{IN} = 6 V, TTDM – no load on OUT pin, V _{OUT} > V _{OUT(REG)} , IC enabled		0.8	1.0	mA
VOUT(REG) (BQ2) Batte Batte VO_HT(REG) Batte BQ2 Batte IOUT(RANGE) Prog curre VDO(IN-OUT) Drop IOUT Outp KISET Fast BQ2	GER FAST-CHARGE					
VO_HT(REG) Batte BQ2 IOUT(RANGE) Prog curre VDO(IN-OUT) Drop IOUT Outp KISET Fast BQ2	attery regulation voltage Q24090/1/2/3)	$V_{IN} = 5.5 \text{ V}, I_{OUT} = 25 \text{ mA}, (V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C})$	4.16	4.2	4.23	V
Vo_HT(REG) BQ2/ IoUT(RANGE) Prog currer VDO(IN-OUT) Drop IoUT Outp KISET Fast BQ2/	attery regulation voltage (BQ24095)	V _{IN} = 5.5 V, I _{OUT} = 25 mA	4.30	4.35	4.40	
TOUT(RANGE) CUITE VDO(IN-OUT) Drop IOUT Outp KISET Fast BQ2	attery hot regulation Voltage, Q24092/3	V_{IN} = 5.5 V, I_{OUT} = 25 mA, $V_{TS-60^{\circ}C} \le V_{TS} \le V_{TS-45^{\circ}C}$	4.02	4.06	4.1	V
I _{OUT} Outp K _{ISET} Fast BQ2-	ogrammed Output fast charge rrent range	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$; $V_{IN} = 5$ V, ISET2=Lo, $R_{ISET} = 540$ to 10.8 k Ω	10		1000	mA
K _{ISET} Fast BQ24	op-Out, VIN – VOUT	Adjust VIN down until I_{OUT} = 0.5 A, V_{OUT} = 4.15 V, R_{ISET} = 540, ISET2 = Lo (Adaptor Mode); $T_J \le 100^{\circ}\text{C}$		325	520	mV
K _{ISET} BQ24	utput fast charge formula	V _{OUT(REG)} > V _{OUT} > V _{LOWV} ; V _{IN} = 5 V, ISET2 = Lo		K_{ISET}/R_{ISET}		Α
K _{ISET} BQ24		R _{ISET} = K _{ISET} /I _{OUT} ; 50 < I _{OUT} < 1000 mA	510	540	565	
	st charge current factor for	R _{ISET} = K _{ISET} /I _{OUT} ; 25 < I _{OUT} < 50 mA	480	527	1 6 125 1.0 4.23 4.40 4.1 1000 520	ΑΩ
	· · ·	R _{ISET} = K _{ISET} /I _{OUT} ; 10 < I _{OUT} < 25 mA	350	520	680	
		R _{ISET} = K _{ISET} /I _{OUT} ; 50 < I _{OUT} < 1000 mA	510	560	585	
Kiner	st charge current factor for ⊋24095	R _{ISET} = K _{ISET} /I _{OUT} ; 25 < I _{OUT} < 50 mA	480	557	596	ΑΩ
		R _{ISET} = K _{ISET} /I _{OUT} ; 10 < I _{OUT} < 25 mA	350	555	680	
PRECHARGE - SE	ET BY PRETERM PIN					
	e-charge to fast-charge transition		2.4	2.5	2.6	V
	eshold			70		μs
				32		ms
I _{PRE-TERM} Refe	reshold eglitch time on pre-charge to fast-					



over junction temperature range $0^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$ and recommended supply voltage (unless otherwise noted)

over juricus	<u> </u>	125 C and recommended supply voltage (LIMIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
%PRECHG	Pre-charge current, default setting	$V_{OUT} < V_{LOWV}$; $R_{ISET} = 1080 \Omega$; $R_{PRE-TERM} = High Z$	18	20	22	%I _{OUT-} cc
	Pre-charge current formula	$R_{PRE-TERM} = K_{PRE-CHG} (\Omega/\%) \times \%_{PRE-CHG} (\%)$	R	PRE-TERM/KPRE-C	CHG%	
K _{PRE-CHG} % Pre-charge Factor		$\begin{aligned} V_{OUT} < V_{LOWV}, V_{IN} = 5 \text{ V}, R_{PRE-TERM} = 2 \text{ k to } 10 \text{ k}\Omega; \\ R_{ISET} = 1080 \ \Omega, R_{PRE-TERM} = K_{PRE-CHG} \times \% I_{FAST-CHG} \\ \text{where } \% I_{FAST-CHG} \text{ is } 20 \text{ to } 100\% \end{aligned}$			110	Ω/%
TYPRE-CHG	70 TTO Sharge Factor	$\begin{split} &V_{OUT} < V_{LOWV}, V_{IN} = 5 \; V, R_{PRE-TERM} = 1 \; k \; to \; 2 \; k\Omega; \\ &R_{ISET} = 1080 \; \Omega, R_{PRE-TERM} = K_{PRE-CHG} \times \%I_{FAST-CHG}, \\ &where \; \%I_{FAST-CHG} \; is \; 10\% \; to \; 20\% \end{split}$	84	100	117	Ω/%
TERMINATIO	ON – SET BY PRE-TERM PIN					
% _{TERM}	Termination threshold current, default setting	V _{OUT} > V _{RCH} ; R _{ISET} = 1 k; R _{PRE-TERM} = High Z	9	10	11	%I _{OUT-} cc
	Termination current threshold Formula	$R_{PRE-TERM} = K_{TERM} (\Omega/\%) \times \%TERM (\%)$		R _{PRE-TERM} / K _{TE}	RM	
K _{TERM}	% Term factor	$\begin{split} &V_{OUT} > V_{RCH}, V_{IN} = 5 V, R_{PRE-TERM} = 2 k to 10 k\Omega; \\ &R_{ISET} = 750 \Omega K_{TERM} \times \% I_{FAST-CHG}, where \% I_{FAST-CHG} is 10 to 50\% \end{split}$	182	200	216	Ω/%
TTERM	N ISIII Idees	$\label{eq:controller} \begin{split} &V_{OUT} > V_{RCH}, V_{IN} = 5 \text{V}, R_{PRE-TERM} = 1 \text{k to } 2 \text{k}\Omega; \\ &R_{ISET} = 750 \Omega \text{K}_{TERM} \times \text{Mlset}, \text{where } \text{Mlset is } 5 \text{to} \\ &10\% \end{split}$	174	199	224	32/ /0
I _{PRE-TERM}	Current for programming the term. and pre-chg with resistor. I _{Term-Start} is the initial PRE-TERM current.	R _{PRE-TERM} = 2 k, V _{OUT} = 4.15 V	71	75	81	μΑ
%TERM	Termination current formula			%		
t _{DGL(TERM)}	Deglitch time, termination detected			29		ms
I _{Term-Start}	Elevated PRE-TERM current for, $t_{\text{Term-Start}}$, during start of charge to prevent recharge of full battery		80	85	92	μΑ
t _{Term-Start}	Elevated termination threshold initially active for $t_{\text{Term-Start}}$			1.25		min
RECHARGE	OR REFRESH					
V	Recharge detection threshold – normal temp	V_{IN} = 5V, V_{TS} = 0.5 V, V_{OUT} : 4.25 V \rightarrow V_{RCH}	V _{O(REG)} - 0.120	V _{O(REG)} -0.095	V _{O(REG)} -0.0 70	V
V _{RCH}	Recharge detection threshold – hot temp	V_{IN} = 5 V, V_{TS} = 0.2V, V_{OUT} : 4.15 V \rightarrow V_{RCH}	V _{O(REG)} - 0.130	V _{O(REG)} -0.105	V _{O(REG)} -0.0 80	٧
t _{DGL1(RCH)}	Deglitch time, recharge threshold detected	V_{IN} = 5 V, V_{TS} = 0.5 V, V_{OUT} : 4.25 V \rightarrow 3.5 V in 1 μ s; $t_{DGL(RCH)}$ is time to ISET ramp		29		ms
t _{DGL2(RCH)}	Deglitch time, recharge threshold detected in OUT-Detect Mode	V_{IN} = 5 V, V_{TS} = 0.5V, V_{OUT} = 3.5 V inserted; $t_{DGL(RCH)}$ is time to ISET ramp		3.6		ms
BATTERY DI	ETECT ROUTINE					
V_{REG-BD}	VOUT reduced regulation during battery detect		V _{O(REG)} - 0.450	V _{O(REG)} -0.400	V _{O(REG)} -35 0	V
I _{BD-SINK}	Sink current during V _{REG-BD}	V _{IN} = 5 V, V _{TS} = 0.5 V, battery absent	6		10	mA
t _{DGL(HI/LOW} REG)	Regulation time at V _{REG} or V _{REG-BD}			25		ms
V _{BD-HI}	High battery detection threshold	V _{IN} = 5 V, V _{TS} = 0.5 V, battery absent	V _{O(REG)} -0.150	V _{O(REG)} -0.100	V _{O(REG)} -0.0 50	V
V _{BD-LO}	Low battery detection threshold	V _{IN} = 5 V, V _{TS} = 0.5 V, battery absent	V _{REG-BD} +0.50	V _{REG-BD} +0.1	V _{REG-BD} +0.15	٧
BATTERY CI	HARGING TIMERS AND FAULT TIMERS					
t _{PRECHG}	Pre-charge safety timer value	Restarts when entering pre-charge; always enabled when in pre-charge	1700	1940	2250	s
t _{MAXCH}	Charge safety timer value	Clears fault or resets at UVLO, TS/ BAT_EN disable, OUT short, exiting LOWV and refresh	34000	38800	45000	s
BATTERY-PA	ACK NTC MONITOR (Note 1); TS pin: 10	k and 100 k NTC				
I _{NTC-10k}	NTC bias current, BQ24090/2/5	V _{TS} = 0.3 V	48	50	52	μΑ
I _{NTC-100k}	NTC bias current, BQ24091/3	V _{TS} = 0.3 V	4.8	5.0	5.2	μΑ



over junction temperature range 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

Over jurious	in temperature range o o = 1j =	123 C and recommended supply voltage (t	arness ource	wise noted)		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{NTC-DIS-10k}	10k NTC bias current when Charging is disabled, BQ24090/2/5	V _{TS} = 0 V	27	30	34	μΑ
I _{NTC-DIS-100k}	100k NTC bias current when Charging is disabled, BQ24091/3	V _{TS} = 0 V	4.4	5.0	5.8	μΑ
I _{NTC-FLDBK-10k}	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, BQ24090/2/5	V _{TS} : Set to 1.525 V	4	5	6.5	μA
I _{NTC-} FLDBK-100k	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, BQ24091/3	V _{TS} : Set to 1.525 V	1.1	1.5	1.9	μA
V _{TTDM(TS)}	Termination and Timer Disable Mode Threshold – enter	V_{TS} : 0.5 V \rightarrow 1.7 V; timer held in Reset	1550	1600	1650	mV
V _{HYS-TTDM(TS)}	Hysteresis exiting TTDM	V_{TS} : 1.7 V \rightarrow 0.5 V; timer enabled		100		mV
V _{CLAMP(TS)}	TS maximum voltage clamp	V _{TS} = Open (float)	1800	1950	2000	mV
	Deglitch exit TTDM between states			57		ms
^T DGL(TTDM)	Deglitch enter TTDM between states			8		μs
V _{TS_I-FLDBK}	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6 μ S) takes place near this spec threshold. V _{TS} : 1.425 V \rightarrow 1.525 V		1475		mV
C _{TS}	Optional capacitance – ESD		,	0.22		μF
V _{TS-0°C}	Low temperature CHG pending	Low temp charging to pending; V_{TS} : 1.0 V \rightarrow 1.5 V	1205	1230	1255	mV
V _{HYS-0°C}	Hysteresis at 0°C	Charge pending to low temp charging; V_{TS} : 1.5 V \rightarrow 1 V		86		mV
V _{TS-10°C}	Low temperature, half charge, BQ24092/3	Normal charging to low temp charging; V_{TS} : 0.5 V \rightarrow 1 V	765	790	815	mV
V _{HYS-10°C}	Hysteresis at 10°C, BQ24092/3	Low temp charging to normal CHG; V _{TS} : 1.0 V \rightarrow 0.5 V		35		mV
V _{TS-45°C}	High temperature at 4.1V	Normal charging to high temp CHG; V_{TS} : 0.5 V \rightarrow 0.2 V	263	278	293	mV
V _{HYS-45°C}	Hysteresis at 45°C	High temp charging to normal CHG; V_{TS} : 0.2 V \rightarrow 0.5 V		10.7		mV
V _{TS-60°C}	High temperature disable, BQ24092/3	High temp charge to pending; V_{TS} : 0.2 V \rightarrow 0.1 V	170	178	186	mV
V _{HYS-60°C}	Hysteresis at 60°C, BQ24092/3	Charge pending to high temp CHG; V _{TS} : 0.1 V \rightarrow 0.2 V		11.5		mV
+	Deglitch for TS thresholds: 10C,	Normal to cold operation; V_{TS} : 0.6 V \rightarrow 1 V		50		ms
t _{DGL(TS_10C)}	BQ24092/3	Cold to normal operation; V_{TS} : 1 $V \rightarrow 0.6 V$		12		1113
t _{DGL(TS)}	Deglitch for TS thresholds: 0/45/60C.	Battery charging		30		ms
V _{TS-EN-10k}	Charge Enable Threshold, (10k NTC)	V _{TS} : 0 V → 0.175 V	80	88	96	mV
V _{TS-} DIS_HYS-10k	HYS below $V_{\text{TS-EN-10k}}$ to Disable, (10k NTC)	V_{TS} : 0.125 V \to 0 V		12		mV
V _{TS-EN-100k}	Charge Enable Threshold, BQ24090/2	V _{TS} : 0 V → 0.175 V	140	150	160	mV
V _{TS-} DIS_HYS-100k	HYS below $V_{\text{TS-EN-100k}}$ to Disable, BQ24091/3	V_{TS} : 0.125 V \to 0 V		50		mV
THERMAL RE	GULATION					
$T_{J(REG)}$	Temperature regulation limit			125		°C
$T_{J(OFF)}$	Thermal shutdown temperature			155		°C
$T_{J(OFF-HYS)}$	Thermal shutdown hysteresis			20		°C
LOGIC LEVEL	LS ON ISET2					
V _{IL}	Logic LOW input voltage	Sink 8 μA			0.4	V
V _{IH}	Logic HIGH input voltage	Source 8 μA	1.4			V
I _{IL}	Sink current required for LO	V _{ISET2} = 0.4 V	2		9	μA
I _{IH}	Source current required for HI	V _{ISET2} = 1.4 V	1.1		9.5	μA
V_{FLT}	ISET2 Float voltage		575	900	1225	mV



over junction temperature range 0°C ≤ T_{.I} ≤ 125°C and recommended supply voltage (unless otherwise noted)


_	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC LEVE	LS ON CHG AND PG					
V _{OL}	Output LOW voltage	I _{SINK} = 5 mA			0.4	V
I _{LEAK}	Leakage current into IC	V _{CHG} = 5 V, V _{PG} = 5 V			1	μA



8.7 Typical Characteristics


SETUP: BQ2409x typical applications schematic; V_{IN} = 5 V, V_{BAT} = 3.6 V (unless otherwise indicated)

8.7.1 Power Up, Power Down, OVP, Disable and Enable Waveforms





8.7.2 Protection Circuits Waveforms



CH4: lout (0.2 A/Div)

Vin 2V/div


Vchg 2V/div

500mV/div Viset
20mV/div V_0.1Ω_OUT

t - time - 500μs/div

Figure 8-8. DPM – USB Current Limits – Vin

Figure 8-7. ISET Shorted Prior to USB Power Up



The IC temperature rises to 125°C and enters thermal

regulation. Charge current is reduced to regulate the IC at 125°C. VIN is reduced, the IC temperature drops, the charge current returns to the programmed value.

Vin 1V/div

Viset 1V/div

Vchg Vpg 5V/div

5V/div

Regulated to 4.4 V

V_{IN} swept from 5 V to 3.9 V to 5 V

 $V_{BAT} = 4 V$

Figure 8-9. Thermal Regulation – Vin increases PWR/lout Reduced




Figure 8-10. Entering and Exiting Sleep Mode

t - time - 20ms/div





Figure 8-12. Load Regulation Overtemperature







9 Detailed Description

9.1 Overview

The BQ2409x is a highly-integrated family of single cell Li-ion and Li-pol chargers. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: Precharge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is very flexible, allowing programming of the fast-charge current and Precharge/Termination Current. This charger is designed to work with a USB connection or Adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: JEITA temperature standard, overvoltage protection, DPM-IN, safety timers, and ISET short protection. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-ion or Li-pol battery pack. Upon application of a 5-V DC power source the ISET and OUT short checks are performed to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of precharge current can be programmed using the PRE-TERM pin which programs a percent of fast charge current (10 to 100%) as the precharge current. This feature is useful when the system load is connected across the battery *stealing* the battery current. The precharge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM pin is a dual function pin which sets the precharge current level and the termination threshold level. The termination "current threshold" is always half of the precharge programmed current level.

Once the battery voltage has charged to the V_{LOWV} threshold, fast charge is initiated and the fast-charge current is applied. The fast-charge constant current is programmed using the ISET pin. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C the IC enters thermal regulation, slows the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. Figure 9-1 shows the charging profile with thermal regulation. Typically under normal operating conditions, the junction temperature of the IC is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The termination can be disabled if desired. The $\overline{\text{CHG}}$ pin is low (LED on) during the first charge cycle only and turns off once the termination threshold is reached, regardless if termination, for charge current, is enabled or disabled.

Further details are mentioned in .Section 9.3.







Figure 9-1. Charging Profile with Thermal Regulation



9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Power Down or Undervoltage Lockout (UVLO)

The BQ2409x family is in power-down mode if the IN pin voltage is less than UVLO. The part is considered *dead* and all the pins are high impedance. Once the IN voltage rises above the UVLO threshold the IC will enter Sleep Mode or Active Mode depending on the OUT pin (battery) voltage.

9.3.2 UVLO

The BQ2409x family is in power-down mode if the IN pin voltage is less than V_{UVLO}. The part is considered *dead* and all the pins are high impedance.

9.3.3 Power Up

The IC is alive after the IN voltage ramps above UVLO (see Sleep Mode), resets all logic and timers, and starts to perform many of the continuous monitoring routines. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100 mA, sets the input current limit threshold base on the ISET2 pin, starts the safety timer, and enables the CHG pin. See Figure 9-2.

9.3.4 Sleep Mode

If the IN pin voltage is between than $V_{OUT} + V_{DT}$ and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the \overline{PG} and \overline{CHG} pins are high impedance. As the input voltage rises and the charger exits Sleep Mode, the \overline{PG} pin goes low, the safety timer continues to count, charge is enabled, and the \overline{CHG} pin returns to its previous state. See Figure 9-3.

9.3.5 New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS pin), exiting Termination and Timer Disable Mode (TTDM), detecting a battery insertion or the OUT voltage dropping below the V_{RCH} threshold. The \overline{CHG} pin is active low only during the first charge cycle, therefore exiting TTDM or a dropping below V_{RCH} will not turn on the \overline{CHG} pin FET, if the \overline{CHG} pin is already high impedance.




Figure 9-2. TS Battery Temperature Bias Threshold and Deglitch Timers






Figure 9-3. BQ2409x Power-Up Flow Diagram

9.3.6 Overvoltage Protection (OVP) - Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch, $t_{BLK(OVP)}$. The timer ends and the \overline{CHG} and \overline{PG} pin goes to a high impedance state. Once the overvoltage returns to a normal voltage, the \overline{PG} pin goes low, timer continues, charge continues and the \overline{CHG} pin goes low after a 25ms deglitch. PG pin is optional on some packages.

9.3.7 Power Good Indication (PG)

After application of a 5-V source, the input voltage rises above the UVLO and sleep thresholds ($V_{IN} > V_{BAT} + V_{DT}$), but is less than OVP ($V_{IN} < V_{OVP}$,), then the PG FET turns on and provides a low impedance path to ground. See Figure 8-1, Figure 8-2, and Figure 8-10.



9.3.8 CHG Pin Indication

The charge pin has an internal open drain FET which is on (pulls down to V_{SS}) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the termination threshold set by the PRE-TERM resistor.

The charge pin is high impedance in Sleep Mode and OVP (if \overline{PG} is high impedance) and return to its previous state once the condition is removed.

Cycling input power, pulling the TS pin low and releasing or entering Precharge Mode causes the CHG pin to go reset (go low if power is good and a discharged battery is attached) and is considered the start of a first charge.

9.3.9 CHG and PG LED Pullup Source

For host monitoring, a pullup resistor is used between the STATUS pin and the V_{CC} of the host and for a visual indication a resistor in series with an LED is connected between the STATUS pin and a power source. If the \overline{CHG} or \overline{PG} source is capable of exceeding 7 V, a 6.2-V Zener diode should be used to clamp the voltage. If the source is the OUT pin, note that as the battery changes voltage, the brightness of the LEDs vary.

Table 9-1. CHG Pullup Source

CHARGING STATE	CHG FET/LED
1st Charge	ON
Refresh Charge	
OVP	OFF
SLEEP	
TEMP FAULT	ON for 1st Charge

Table 9-2. PG LED Pullup Source

V _{IN} POWER-GOOD STATE	PG FET/LED				
UVLO					
SLEEP Mode	OFF				
OVP Mode					
Normal Input $(V_{OUT} + V_{DT} < V_{IN} < V_{OUP})$	ON				
PG is independent of chip disable					

9.3.10 IN-DPM (V_{IN-DPM} or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage dropping), reaching its current limit due to excessive load. When the input voltage drops to the $V_{\text{IN-DPM}}$ threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than $V_{\text{IN-DPM}}$ to power the out pin. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3 V and 4.4 V respectively. This is an added safety feature that helps protect the source from excessive loads.

9.3.11 OUT

The charger OUT pin provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT pin is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.

9.3.12 ISET

An external resistor is used to program the output current (50 to 1000 mA) and can be used as a current monitor.

where

- I_{OUT} is the desired fast charge current
- K_{ISET} is a gain factor found in the electrical specification

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution. Figure 8-11 shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15 A.

The ISET resistor is short protected and will detect a resistance lower than $*340 \Omega$. The detection requires at least 80 mA of output current. If a *short* is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.1 A and 1.35 A and is independent of the ISET short detection circuitry, as shown in Figure 9-5. Also, see Figure 10-4 and Figure 8-7.




Figure 9-4. Operation Over TS Bias Voltage






Figure 9-5. Programmed/Clamped Out Current

9.3.13 PRE_TERM - Precharge and Termination Programmable Threshold

PRE_TERM is used to program both the precharge current and the termination current threshold. The precharge current level is a factor of two higher than the termination current level. The termination can be set between 5% and 50% of the programmed output current level set by ISET. If left floating the termination and precharge are set internally at 10 and 20% respectively. The precharge-to-fast-charge, V_{lowy} threshold is set to 2.5 V.

$$R_{PRE-TERM} = \% Term \times K_{TERM} = \% Pre-CHG \times K_{PRE-CHG}$$
 (2)

where

- %Term is the percent of fast charge current where termination occurs
- %Pre-CHG is the percent of fast charge current that is desired during precharge
- K_{TERM} and K_{PRE-CHG} are gain factors found in the electrical specifications

9.3.14 ISET2

ISET2 is a 3-state input and programs the input current limit/regulation threshold. A low will program a regulated fast-charge current via the ISET resistor and is the maximum allowed input and output current for any ISET2 setting, Float programs a 100-mA current limit and high programs a 500-mA current limit.

Below are two configurations for driving the 3-state ISET2 pin:






Figure 9-6. Configurations for Driving the 3-State ISET2 Pin

9.3.15 TS

The BQ2409x family contains an NTC monitoring function. The TS function for BQ24090, BQ24091, and BQ24095 follows the classic temperature range and disable charge when the battery temperature is outside of the 0°C and 45°C operating temperature window. The TS function for BQ24092 and BQ24093 is designed to follow the new JEITA temperature standard for Li-ion and Li-pol batteries. There are now four thresholds, 60°C, 45°C, 10°C, and 0°C. Normal operation occurs between 10°C and 45°C. If between 0°C and 10°C the charge current level is cut in half, and if between 45°C and 60°C the regulation voltage is reduced to 4.1 V max, see Figure 9-4.

The BQ2409x family has devices to monitor 10-k and 100-k NTC thermistors. The BQ24090/2/5 are designed to work with a 10-k NTC. For these devices, the TS feature is implemented using an internal 50- μ A current source to bias the thermistor (designed for use with a 10-k NTC β = 3370 (SEMITEC 103AT-2 or Mitsubishi TH05-3H103F) connected from the TS pin to V_{SS}. If this feature is not needed, a fixed 10-k can be placed between TS and V_{SS} to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS pin low to disable charge. The BQ24091/3 are designed to work with a 100-k NTC. For these devices, the TS feature is implemented using an internal 5- μ A current source to bias the thermistor (designed for use with a 100-k NTC β = 3370) connected from the TS pin to V_{SS}. If this feature is not needed, a fixed 100-k can be placed between TS and V_{SS} to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS pin low to disable charge.

The TS pin has two additional features when the TS pin is pulled low or floated/driven high. A low disables charge (similar to a high on the BAT EN feature) and a high puts the charger in TTDM.

Above 60°C or below 0°C the charge is disabled. Once the thermistor reaches \approx -10°C the TS current folds back to keep a cold thermistor (between -10°C and -50°C) from placing the IC in the TTDM Mode. If the TS pin is pulled low into Disable Mode, the current is reduced to \approx 30 μ A, see Figure 9-2. Since the I_{TS} current is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10-k or 100-k (depending on the IC) NTC (at 25°C).

9.4 Device Functional Modes

9.4.1 Termination and Timer Disable Mode (TTDM) - TS Pin High

The battery charger is in TTDM when the TS pin goes high from removing the thermistor (removing battery pack/floating the TS pin) or by pulling the TS pin up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed, then the $\overline{\text{CHG}}$ pin will go to its high impedance state if not already there. If a battery is detected, the $\overline{\text{CHG}}$ pin does not change states until the current tapers to the termination threshold, where the $\overline{\text{CHG}}$ pin goes to its high impedance state if not already there (the regulated output will remain on).



The charging profile does not change (still has precharge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.

When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237-k resistor between TS and V_{SS} to disable TTDM. This keeps the current source from driving the TS pin into TTDM. This creates $\approx 0.1^{\circ}$ C error at hot and a $\approx 3^{\circ}$ C error at cold.

9.4.2 Timers

The precharge timer is set to 30 minutes. The precharge current, can be programmed to offset any system load, making sure that the 30 minutes is adequate.

The fast-charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or ten hour timer times out, the charging is terminated and the CHG pin goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power, or going into and out of TTDM.

9.4.3 Termination

Once the OUT pin goes above VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold, the $\overline{\text{CHG}}$ pin goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current terminates. If the battery was removed along with the thermistor, then the TS pin is driven high and the charge enters TTDM. If the battery was removed and the TS pin is held in the active region, then the battery detect routine continues until a battery is inserted.

9.4.4 Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT pin at a useable voltage. Whenever the battery is missing the $\overline{\text{CHG}}$ pin should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if the battery is missing and not in TTDM. On power up, if battery voltage is greater than V_{RCH} threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine is disabled while the IC is in TTDM or has a TS fault. See Figure 9-7 for the battery detect flow diagram.

9.4.5 Refresh Threshold

After termination, if the OUT pin voltage drops to V_{RCH} (100 mV below regulation) then a new charge is initiated, but the \overline{CHG} pin remains at a high impedance (off).

9.4.6 Starting a Charge on a Full Battery

The termination threshold is raised by #14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.






Figure 9-7. Battery Detect Routine



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The BQ2409x series of devices are highly integrated Li-ion and Li-pol linear chargers devices targeted at space-limited portable applications. The devices operate from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adaptors. These devices have a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10 hour safety timer.

10.2 Typical Application




Figure 10-1. Typical Application Schematic

10.2.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current: I_{OUT-FC} = 540 mA; ISET pin 2
- Termination current threshold: %_{IOUT-FC} = 10% of fast charge or approximately 54 mA
- Pre-charge current by default is twice the termination current or approximately 108 mA
- TS battery temperature sense = 10k NTC (103AT)

10.2.2 Detailed Design Procedure

10.2.2.1 Calculations

10.2.2.1.1 Program the Fast Charge Current, ISET:

 $R_{ISET} = [K_{(ISET)} / I_{(OUT)}]$

from electrical characteristics table. . . $K_{(SET)}$ = 540 A Ω

 $R_{ISET} = [540A\Omega/0.54A] = 1.0 k\Omega$

Selecting the closest standard value, use a 1-k Ω resistor between ISET (pin 16) and V_{SS}.

10.2.2.1.2 Program the Termination Current Threshold, ITERM:

 $R_{PRE-TERM} = K_{(TERM)} \times \%_{IOUT-FC}$ $R_{PRE-TERM} = 200 \Omega/\% \times 10\% = 2 k\Omega$

Selecting the closest standard value, use a $2-k\Omega$ resistor between ITERM (pin 15) and Vss. One can arrive at the same value by using 20% for a pre-charge value (factor of 2 difference).

 $R_{PRE-TERM} = K_{(PRE-CHG)} \times \%_{IOUT-FC}$ $R_{PRE-TERM} = 100 \Omega/\% \times 20\% = 2 k\Omega$

10.2.2.1.3 TS Function

Use a $10-k\Omega$ NTC thermistor in the battery pack (103AT).

To disable the temp sense function, use a fixed $10-k\Omega$ resistor between the TS (Pin 1) and Vss.

10.2.2.1.4 CHG and PG

LED Status: connect a 1.5-k Ω resistor in series with a LED between the OUT pin and the $\overline{\text{CHG}}$ pin. Connect a 1.5-k Ω resistor in series with a LED between the OUT pin and the PG pin.


Processor Monitoring: Connect a pull-up resistor between the processor power rail and the CHG pin. Connect a pull-up resistor between the processor power rail and the PG pin.

10.2.2.2 Selecting IN and OUT Pin Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input and output pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16-V capacitor may be adequate for a 30-V transient (verify tested rating with capacitor manufacturer).



10.2.3 Application Curves





11 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5 V and 12 V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the BQ2409x IN and GND terminals, a larger capacitor is recommended.



12 Layout

12.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the BQ2409x, with short trace runs to both IN, OUT and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths
 from the battery. Use a single-point ground technique incorporating both the small signal ground path and the
 power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The BQ2409x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiple 10mil vias in the power pad of the IC and in close proximity to conduct the heat to the bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8 mil thick) copper on top and bottom, and is a good example of optimal thermal performance.

12.2 Layout Example




Figure 12-1. PCB Layout Example

12.3 Thermal Considerations

The BQ2409x family is packaged in a thermally enhanced MSOP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS pin. Full PCB design guidelines for this package are provided in the PowerPAD Thermally Enhanced Package Application Report. The most common measure of package thermal

performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\theta_{JA} = (T_J - T) / P \tag{3}$$

where

- T_J = chip junction temperature
- T = ambient temperature
- P = device power dissipation

Factors that can influence the measurement and calculation of θ_{JA} include:

- · Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- · Volume of the ambient air surrounding the device under test and airflow
- · Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-ion and Li-pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to \$3.4 V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4 V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

$$P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(BAT)}] \times I_{(BAT)}$$

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

12.3.1 Leakage Current Effects on Battery Capacity

To determine how fast a leakage current on the battery will discharge the battery is an easy calculation. The time from full to discharge can be calculated by dividing the amp-hour capacity of the battery by the leakage current. For a 0.75-AHr battery and a 10- μ A leakage current (750 mAHr/0.010 mA = 75000 Hours), it would take 75 k hours or 8.8 years to discharge. In reality the self discharge of the cell would be much faster so the 10-- μ A leakage would be considered negligible.



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ24090DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 125	24090	Samples
BQ24090DGQT	ACTIVE	HVSSOP	DGQ	10	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	0 to 125	24090	Samples
BQ24091DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24091	Samples
BQ24091DGQT	ACTIVE	HVSSOP	DGQ	10	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24091	Samples
BQ24092DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24092	Samples
BQ24092DGQT	ACTIVE	HVSSOP	DGQ	10	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24092	Samples
BQ24093DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24093	Samples
BQ24093DGQT	ACTIVE	HVSSOP	DGQ	10	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24093	Samples
BQ24095DGQR	ACTIVE	HVSSOP	DGQ	10	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 125	24095	Samples
BQ24095DGQT	ACTIVE	HVSSOP	DGQ	10	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 125	24095	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 11-Aug-2023


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24090DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24090DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24090DGQT	HVSSOP	DGQ	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24090DGQT	HVSSOP	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24091DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24091DGQT	HVSSOP	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24092DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24092DGQT	HVSSOP	DGQ	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24092DGQT	HVSSOP	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24093DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24093DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24093DGQT	HVSSOP	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24093DGQT	HVSSOP	DGQ	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24095DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24095DGQT	HVSSOP	DGQ	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24095DGQT	HVSSOP	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com 11-Aug-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24090DGQR	HVSSOP	DGQ	10	2500	346.0	346.0	35.0
BQ24090DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
BQ24090DGQT	HVSSOP	DGQ	10	250	200.0	183.0	25.0
BQ24090DGQT	HVSSOP	DGQ	10	250	364.0	364.0	27.0
BQ24091DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
BQ24091DGQT	HVSSOP	DGQ	10	250	364.0	364.0	27.0
BQ24092DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
BQ24092DGQT	HVSSOP	DGQ	10	250	200.0	183.0	25.0
BQ24092DGQT	HVSSOP	DGQ	10	250	364.0	364.0	27.0
BQ24093DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
BQ24093DGQR	HVSSOP	DGQ	10	2500	346.0	346.0	35.0
BQ24093DGQT	HVSSOP	DGQ	10	250	364.0	364.0	27.0
BQ24093DGQT	HVSSOP	DGQ	10	250	200.0	183.0	25.0
BQ24095DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
BQ24095DGQT	HVSSOP	DGQ	10	250	203.0	203.0	35.0
BQ24095DGQT	HVSSOP	DGQ	10	250	364.0	364.0	27.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224775/A





PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.


NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated