



SINGLE-POLE DOUBLE-THROW (SPDT) ANALOG SWITCH OR 2:1 ANALOG MULTIPLEXER/DEMULTIPLEXER

FEATURES

- Available in the Texas Instruments NanoFree™ Package
- Operates at 0.8 V to 2.7 V
- Sub-1-V Operable .
- Low Power Consumption, 10 µA at 2.7 V
- **High On-Off Output Voltage Ratio**
- **High Degree of Linearity**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)







YZP TERMINAL ASSIGNMENTS

D	GND	А
С	GND	Y2
В	INH	Y1
Α	COM	V _{CC}
	1	2

DESCRIPTION/ORDERING INFORMATION

This analog switch is operational at 0.8-V to 2.7-V V_{CC}, but is designed specifically for 1.1-V to 2.7-V V_{CC} operation.

The SN74AUC2G53 can handle both analog and digital signals. The device permits signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.

EXAS

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾	
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUC2G53YZPR	U4_	
-40C to 85C	SSOP – DCT	Reel of 3000	SN74AUC2G53DCTR	U53	
	VSSOP – DCU	Reel of 3000	SN74AUC2G53DCUR	U53_	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


(3) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following the actual top-side marking has three preceding characters to denote year.

YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

	TROL UTS	ON CHANNEL
INH	Α	CHANNEL
L	L	Y1
L	Н	Y2
н	Х	None


FUNCTION TABLE

LOGIC DIAGRAM (POSITIVE LOGIC)



NOTE A: For simplicity, the test conditions shown in Figures 1 through 4 and 6 through 10 are for the demultiplexer configuration. Signals may be passed from COM to Y1 (Y2) or from Y1 (Y2) to COM.

SIMPLIFIED SCHEMATIC, EACH SWITCH (SW)





www.ti.com

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.5	3.6	V
VI	Input voltage range ⁽²⁾⁽³⁾		-0.5	3.6	V
V _{I/O}	Switch I/O voltage range ⁽²⁾⁽³⁾	Switch I/O voltage range ⁽²⁾⁽³⁾			
I _{IK}	Control input clamp current	V ₁ < 0		-50	mA
I _{I/OK}	I/O port diode current	$V_{I/O} < 0$ or $V_{I/O} > V_{CC}$		50	mA
I _T	On-state switch current current	$V_{I/O} = 0$ to V_{CC}		50	mA
	Continuous current through V_{CC} or GND			100	mA
		DCT package		220	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DCU package		227	C/W
		YZP package		102	
T _{stg}	Storage temperature range		-65	150	С

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground unless otherwise specified.

(3) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	V _{CC}		
VIH	High-level input voltage	$V_{CC} = 1.1 V \text{ to } 1.95 V$	0.65 V _{CC}		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V _{CC} = 0.8 V		0	
V _{IL}	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		0.35 טV _{CC}	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
V _{I/O}	I/O port voltage		0	V _{CC}	V
VI	Control input voltage		0	3.6	V
		V _{CC} = 0.8 V to 1.6 V		20	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.65 V to 1.95 V		10	ns/V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		3.5	
T _A	Operating free-air temperature	·	-40	85	С

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT	
		$V_I = V_{CC}$ or GND,	I _S = 4 mA	1.1 V		40	
r _{on}	On-state switch resistance	$V_{INH} = V_{IL}$ (see Figure 1 and	$I_{S} = 4 IIIA$	1.65 V	12.5	20	Ω
		Figure 2)	$I_{\rm S} = 8 \text{ mA}$	2.3 V	6	15	
		$V_{I} = V_{CC}$ to GND, $V_{INH} = V_{IL}$ (see Figure 1 and	I _S = 4 mA	1.1 V	131	180	
r _{on(p)}	Peak on resistance			1.65 V	32	80	Ω
		Figure 2)	I _S = 8 mA	2.3 V	15	20	

(1) T_A = 25C

EXAS

www.ti.com

Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITI	IONS	V _{cc}	MIN TYP ⁽¹⁾ MAX	UNIT
	D'fference of an electronic leave		$V_{I} = V_{CC}$ to GND,	I _S = 4 mA	1.1 V		ŀ
∆r _{on}	Difference of on-state resistance between switches		$V_{C} = V_{IH}$ (see Figure 1 and	15 - 4 1177	1.65 V	-	Ω
				$I_{S} = 8 \text{ mA}$	2.3 V	-	
			$V_I = V_{CC}$ and $V_O = GND$,	or		-	
I _{S(off)}	Off-state switch leakage current		$V_{I} = GND$ and $V_{O} = V_{CC}$, $V_{INH} = V_{IH}$ (see Figure 3)		2.7 V	0.1 ⁽¹) μΑ
I	On-state switch leakage current		$V_{I} = V_{CC}$ or GND, $V_{INH} = V_{IL}$, $V_{O} = Open$ (see Figure 4)		2.7 V	-	
I _{S(on)}	On-state switch leakage current				2.7 V	0.1 (1) μΑ
I _I	Control input current	Control input current			2.7 V	Ę	δ μΑ
I _{CC}	Supply current		$V_{\rm C} = V_{\rm CC}$ or GND		2.7 V	10) μA
C _{ic}	Control input capacitance				2.5 V	2	pF
0	Switch input/output consoltones	Y			0 E V	3	~
C _{io(off)}	Switch input/output capacitance	COM			2.5 V	4.5	pF
C _{io(on)}	Switch input/output capacitance				2.5 V	9	pF

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 5)

PARAMETER FROM (INPUT)	-	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = 0.1		V _{CC} = 0.1			_C = 1.8 0.15 V	V	V _{CC} = 0.2		UNIT
	(001P01)	ТҮР	MIN	MAX	MIN	MAX	MIN	ТҮР	MAX	MIN	MAX		
t _{pd} ⁽¹⁾	COM or Y	Y or COM	0.3		0.3		0.3			0.2		0.1	ns
t _{en}	INH	COM or Y	9.2	0.5	3.5	0.5	2.2	0.5	1	1.9	0.5	1.8	20
t _{dis}		1 CON or Y	8.1	0.5	4.2	0.5	3.2	0.5	1.9	3.4	0.5	2.6	ns
t _{en}	A	COM or Y	9.2	0.5	3.6	0.5	2.3	0.5	1.1	1.9	0.5	1.6	20
t _{dis}			10	0.5	3.6	0.5	2.3	0.5	1.1	2	0.5	1.6	ns

(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 5)

PARAMETER	FROM (INPUT)			V _{CC} = 1.8 V 0.15 V			2.5 V V	UNIT
		(001F01)	MIN	TYP	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	COM or Y	Y or COM			0.4		0.2	ns
t _{en}	INH	COM or Y	0.5	1.6	3.1	0.5	2.2	ns
t _{dis}			0.5	2.2	3.4	0.5	2.2	
t _{en}	^	COM or Y	0.5	1.6	3	0.5	2.2	20
t _{dis}	A		0.5	1.6	3	0.5	2.3	ns

(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



Analog Switch Characteristics

 $T_A = 25C$

www.ti.com

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{cc}	ТҮР	UNIT
				0.8 V	90	
			$C_{L} = 50 \text{ pF}, R_{L} = 600 \Omega,$	1.1 V	101	
			f _{in} = sine wave	1.4 V	110	MHz
			(see Figure 6)	1.65 V	122	
Frequency response ⁽¹⁾	COM or Y	Y or COM		2.3 V	198	
(switch ON)		FOI COM		0.8 V	>500	
			$C_{L} = 5 \text{ pF}, \text{ R}_{L} = 50 \Omega,$	1.1 V	>500	
			f _{in} = sine wave	1.4 V	>500	
			(see Figure 6)	1.65 V	>500	
				2.3 V	>500	
		Y or COM $C_{L} = 5 \text{ pF},$		0.8 V	-59	
			$C_{L} = 50 \text{ pF}, \text{ R}_{L} = 600 \Omega,$	1.1 V	-59	dB
			f _{in} = 1 MHz (sine wave)	1.4 V	-59	
			(see Figure 7)	1.65 V	-59	
Crosstalk ⁽²⁾ between switches)	COM or Y			2.3 V	-60	
	COMON			0.8 V	-55	
			$C_{L} = 5 \text{ pF}, R_{L} = 50 \Omega,$	1.1 V	-55	
			f _{in} = 1 MHz (sine wave)	1.4 V	-55	
			(see Figure 7)	1.65 V	-55	
				2.3 V	-55	
				0.8 V	0.56	
			$C_{L} = 50 \text{ pF}, \text{ R}_{L} = 600 \Omega,$	1.1 V	0.68	
Crosstalk (control input to signal output)	INH	COM or Y	f _{in} = 1 MHz (square wave)	1.4 V	0.81	mV
			(see Figure 8)	1.65 V	0.93	
				2.3 V	1.5	
				0.8 V	-60	
			$C_{L} = 50 \text{ pF}, \text{ R}_{L} = 600 \Omega,$	1.1 V	-60	
			f _{in} = 1 MHz (sine wave)	1.4 V	-60	
			(see Figure 9)	1.65 V	-60	
Feed-through attenuation ⁽³⁾		V or COM		2.3 V	-60	٩D
(switch OFF)	COM or Y	Y or COM		0.8 V	-59	dB
			$C_{L} = 5 \text{ pF}, \text{ R}_{L} = 600 \Omega,$	1.1 V	-59	
			f _{in} = 1 MHz (sine wave)	1.4 V	-59	
			(see Figure 9)	1.65 V	-59	
				2.3 V	-59	

Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads -3 dB.
Adjust f_{in} voltage to obtain 0 dBm at input.
Adjust f_{in} voltage to obtain 0 dBm at input.

www.ti.com

Analog Switch Characteristics (continued)

 $T_{A} = 25C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{cc}	ТҮР	UNIT
		Y or COM		0.8 V	6.19	
			$C_{L} = 50 \text{ pF}, R_{L} = 10 \text{ k}\Omega,$	1.1 V	0.39	
			f _{in} = 1 kHz (sine wave)	1.4 V	0.06	
			(see Figure 10)	1.65 V	0.02	
Sine-wave distortion	COM or Y			2.3 V	0.01	%
Sine-wave distortion	COMONY			0.8 V	3.55	70
			$C_{L} = 50 \text{ pF}, \text{ R}_{L} = 10 \text{ k}\Omega,$	1.1 V	0.38	
			f _{in} = 10 kHz (sine wave)	1.4 V	0.04	
			(see Figure 10)	1.65 V	0.02	
				2.3 V	0.02	

Operating Characteristics

for INH input, $T_A = 25C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
C_{pd}	Power dissipation capacitance	f = 10 MHz	3	3	3	3	3	pF

Operating Characteristics

for A input, $T_A = 25C$


PARAMETER			TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
C _{pd}	Power dissipation capacitance	Outputs enabled	f = 10 MHz	5.5	5.5	5.5	5.5	5.5	рF
		sipation Outputs f		0.5	0.5	0.5	0.5	0.5	μr

SN74AUC2G53




www.ti.com

SCES484C-AUGUST 2003-REVISED JANUARY 2009



PARAMETER MEASUREMENT INFORMATION









www.ti.com

SCES484C-AUGUST 2003-REVISED JANUARY 2009










Figure 4. On-State Switch Leakage-Current Test Circuit


SN74AUC2G53



www.ti.com

SCES484C-AUGUST 2003-REVISED JANUARY 2009

PARAMETER MEASUREMENT INFORMATION



- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\text{PLZ}} \, \text{and} \, t_{\text{PHZ}} \, \text{are the same as} \, t_{\text{dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms

www.ti.com

SCES484C-AUGUST 2003-REVISED JANUARY 2009

 v_{cc} V_{A} S 1 V_{IL} Vcc $V_{IL} \text{ or } V_{IH}$ 2 V_{IH} V۸ INH 1 Y1 VIL s V_{INH} V_{O} **0.1** μ**F** COM Y2 2 R_L C_L ξ (On) GND f_{in} **50** Ω Ŧ V_{CC}/2 R_L/C_L: 600 Ω/50 pF Ŧ R_L/C_L: 50 Ω/5 pF Figure 6. Frequency Response (Switch On) V_{CC} V_{A} **TEST CONDITION** 20log₁₀(V_{O2}/V_I) V_{IL} 20log₁₀(V_{O1}/V_I) VIH Vcc Α VIL or VIH VA Y1 V₀₁ INH R_L C_L V_{IL} ≶ **600** Ω 50 pF VINH **0.1** μ**F** COM **R**in 600 Ω V_{CC}/2 < 50 Ω f_{in} (Y2 V_{O2} CL **R**L 600 Ω Ş GND 50 pF ÷

PARAMETER MEASUREMENT INFORMATION

Figure 7. Crosstalk (Between Switches)

Copyright © 2003–2009, Texas Instruments Incorporated


V_{CC}/2

SN74AUC2G53




www.ti.com

SCES484C-AUGUST 2003-REVISED JANUARY 2009



PARAMETER MEASUREMENT INFORMATION








www.ti.com

SCES484C-AUGUST 2003-REVISED JANUARY 2009



$$\begin{split} &V_{CC} = 0.8 \ V, \ V_I = 0.7 \ V_{P-P} \\ &V_{CC} = 1.1 \ V, \ V_I = 1 \ V_{P-P} \\ &V_{CC} = 1.4 \ V, \ V_I = 1.2 \ V_{P-P} \\ &V_{CC} = 1.65 \ V, \ V_I = 1.4 \ V_{P-P} \\ &V_{CC} = 2.3 \ V, \ V_I = 2 \ V_{P-P} \end{split}$$



12 Submit Documentation Feedback

Copyright © 2003–2009, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
SN74AUC2G53DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U53 Z	Samples
SN74AUC2G53DCTRE4	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U53 Z	Samples
SN74AUC2G53DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(U53Q, U53R)	Samples
SN74AUC2G53DCURG4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U53R	Samples
SN74AUC2G53YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	U4N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC2G53DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74AUC2G53DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUC2G53DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUC2G53YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC2G53DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74AUC2G53DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUC2G53DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUC2G53YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0


DCU0008A



PACKAGE OUTLINE

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-187 variation CA.




DCU0008A

EXAMPLE BOARD LAYOUT

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCU0008A

EXAMPLE STENCIL DESIGN

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DCT0008A



PACKAGE OUTLINE

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.




DCT0008A

EXAMPLE BOARD LAYOUT

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCT0008A

EXAMPLE STENCIL DESIGN

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.




YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




YZP0008

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




YZP0008

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated