SDLS057 - MARCH 1974 - REVISED MARCH 1988

Applications:

Dual 2-to 4-Line Decoder

Dual 1-to 4-Line Demultiplexer

3-to 8-Line Decoder

1-to 8-Line Demultiplexer


- Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words
- Input Clamping Diodes Simplify System Design
- Choice of Outputs: Totem Pole ('155, 'LS155A)
 Open-Collector ('156, 'LS156)

	TYPICAL AVERAGE	TYPICAL
TYPES	PROPAGATION DELAY	POWER
	3 GATE LEVELS	DISSIPATION
'155, '156	21 ns	125 mW
'LS155A	18 ns	31 mW
1.5156	32 ns	31 mW

description

These monolithic transistor-transistor-logic (TTL) circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted at its outputs and data applied at 2C is not inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or 1-to-8-line demultiplexer without external gating. Input clamping diodes are provided on all of these circuits to minimize transmission-line effects and simplify system design.


logic symbols (2-line to 4-line decoder)†




SN54155, SN54156, SN54LS155A, SN54LS156 . . . J OR W PACKAGE SN74155, SN74156 . . . N PACKAGE SN74LS155A, SN74LS156 . . . D OR N PACKAGE (TOP VIEW)

1 <u>C</u>	Ц	U ₁₆	þ	V <u>c</u> c
1G	\square^2	2 15		2 <u>C</u>
В		14		2G
1Y3	Ц4	13		Α
1Y2	Цŧ	12		2Y3
1Y1	Пе	5 11		2Y2
1Y0	\Box 7	10		2Y1
GND		9		2Y0

SN54LS155A, SN54LS156 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection




[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. For alternative symbols for other applications, see the following page.

Pin numbers shown are for D, J, N, and W packages.



additional logic symbols (alternatives) †

'155, 'LS155A



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs

155, 156 155 156 **EQUIVALENT OF EACH INPUT** TYPICAL OF ALL OUTPUTS TYPICAL OF ALL OUTPUTS 130 Ω NOM V_CC 4 kΩ NOM OUTPUT INPUT OUTPUT



schematics of inputs and outputs (continued)


TYPICAL OF ALL OUTPUTS

120 Ω NOM

VCC


OUTPUT

'LS155A



logic diagram (positive logic)

INPUT-



FUNCTION TABLES 2-LINE-TO-4-LINE DECODER OR 1-LINE-TO-4-LINE DEMULTIPLEXER

		INPUTS		OUTPUTS					
SEL			STROBE DATA		1Y1	1Y2	1Y3		
В	Α	1Ğ	1Ç						
Х	Х	Н	х	н	н	Н	Н		
L	L	L.	н	Ł	н	Н	н		
L	Н	L	Н	н	L	Н	н		
н	L	l L	н	н	н	L	н		
н	Н	l L	н	н	н	н	L		
х	х	l x	L	H '	н	н	н		

		INPUTS		OUTPUTS				
SEL B	ECT A	STROBE 2G	DATA 2C	2Y0	2Y1	2Y2	2Y3	
х	х	Н	×	Н	н	Н	Н	
L	L	L	L	L	н	н	н	
L	Н	L	L	н	L	н	н	
н	Ł	L	L	н	н	L	н	
н	н	L	L	н	н	н	L	
X	Х	х	Н	н	Н	н	Н	

FUNCTION TABLE 3-LINE-TO-8-LINE DECODER OR 1-LINE-TO-8-LINE DEMULTIPLEXER

		INP	UTS				OUTP	UTS			
SELECT STROBE OR DATA		(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)		
		Α	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	Х	Х	н	н	Н	Н	Н	Н	н	Н	н
L	L	L	L	L	Н	Н	Н	н	н	н	н
L	Ł	н	L	н	L	н	Н	н	н	н	н
L	Н	L	L	н	Н	L	Н	н	н	Н	н
L	Н	н	L	н	н	Н	Ł	Н	н	н	н
н	L	L	L	н	Н	Н	н	L	н	Н	H
н	L	н	L	н	Н	Н	Н	н	L	Н	н
н	н	L	L	н	н	Н	н	н	н	Ł	н
Н	н	н	L	н	н	н	н	н	Н	н	L

 $^{^{\}dagger}$ C = inputs 1C and 2 \overline{C} connected together



 $^{{}^{\}ddag}\overline{G}$ = inputs $1\overline{G}$ and $2\overline{G}$ connected together

H = high level, L = low level, X = irrelevant

SN54155, SN54156, SN54LS155A, SN54LS156, SN74155, SN74156, SN74LS155A, SN74LS156 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SDLS057 - MARCH 1974 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7V
Input voltage: '155, '156	5.5 V
'LS155A, 'LS156	7V
Off-state output voltage: '156	5.5 V
'LS156	
Operating free-air temperature range: SN54', SN54LS' Circuits	°C to 125°C
SN74', SN74LS' Circuits	0°C to 70°C
Storage temperature range —65	°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54155			SN74155		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-800			-800	μΑ
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†			SN54155 SN74155			
				MIN	TYP‡	MAX		
v_{iH}	High-level input voltage			2			V	
VIL	Low-level input voltage					0.8	V	
VIK	Input clamp voltage	V _{CC} = MIN, II	= -8 mA			-1.5	V	
Voн	High-level output voltage	V _{CC} = MIN, V _I V _{IL} = 0.8 V, I _C		2.4	3.4		٧	
VOL	Low-level output voltage	V _{CC} = MIN, V _I V _{IL} = 0.8 V, I _O	IH = 2 V,		0.2	0.4	٧	
lj.	Input current at maximum input voltage	V _{CC} = MAX, V	= 5.5 V			1	mA	
ЧΗ	High-level input current	V _{CC} = MAX, V	= 2.4 V			40	μА	
IIL	Low-level input current	V _{CC} = MAX, V	= 0.4 V			-1.6	mA	
la a	Short-circuit output current§	V MAY	SN54155	-20		-55		
los	Short-circuit output current's	V _{CC} = MAX	SN74155	-18		-57	mA	
laa	Supply gurrant	V _{CC} = MAX,	SN54155		25	35	^	
CC	Supply current	See Note 2	SN74155		25	40	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: I_{CC} is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	FROM	TO	LEVELS	TEST CONDITIONS	1	SN54155 SN74155			
	(INPUT)	(OUTPUT)	OF LOGIC		MIN	TYP	MAX		
tPLH	A, B, 2 C , 1 <u>G</u> , or 2 <u>G</u>	Y	2	C _L = 15 pF, R _L = 400 Ω, See Note 3		13	20	ns	
t _{PHL} ,	A, B, 2 C , 1 G , or 2 G	Υ	. 2			18	27	ns	
tPLH	A or B	У	3			21	32	ns	
tPHL	A or B	Υ	3			21	32	ns	
tPLH	1C	Υ	3			16	24	ns	
. tpHL	1C	Y	3			20	30	ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

recommended operating conditions

		SN5415	6	SN74156			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	DIVIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	٧
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	- 1	6	UNIT	
	r Andre Len	TEST CONSTITIONS	MIN	SN7415 TYP‡	MAX	
VIH	High-level input voltage		2			٧
VIL	Low-level input voltage				0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ = -8 mA			-1.5	V
юн	High-level output current	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, V _{OH} = 5.5 V			250	μА
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4	٧
I ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	mA
ЧН	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40	μА
TIL	Low-level input current	V _{CC} = MAX, V ₁ = 0.4 V			-1.6	mA
Icc	Supply current	V _{CC} = MAX, SN54156 See Note 2 SN74156		25 25	35 40	mA

 $^{^{\}dagger}_{\cdot}$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \ddagger All typical values are at V_{CC} = 5 V, T_A = 25°C. NOTE 2: I_{CC} is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER§	FROM	то	LEVELS TEST CONDITION	TEST CONDITIONS			SN54156 SN74156	
	(INPUT)	(OUTPUT)	OF LOGIC		MIN	TYP	MAX	
^t PLH	A, B, 2 C , 1 G , or 2 G	Y	2	C _L = 15 pF,		15	23	ns
[†] PHL	A, B, 2 C , 1 <u>G</u> , or 2 <u>G</u>	Y	2			20	30	ns
tPLH	A or B	У	3	$R_L = 400 \Omega$, See Note 3		23	34	ns
^t PHL	A or B	Y	3	See Mote 3		23	34	ns
tPLH	1C	Y	3			18	27	ns
t _{PHL}	1C	Υ	3			22	33	ns

 $[\]S_{tPLH}$ = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



tpHL = propagation delay time, high-to-low-level output

SN54LS155A, SN74LS155A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SDLS057 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

	SN	154LS1	55A	SN	SN74LS155A			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			400			-400	μА	
Low-level output current, IOL			4			8	mA	
Operating free-air temperature, TA	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				+	SN	154LS19	55A	SN	74LS1	55A	UNIT
	PARAMETER	TES	T CONDITION	S'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	OIVIT
V _{IH} H	ligh-level input voltage	-			2			2			V
V _{IL} L	ow-level input voltage						0.7			0.8	٧
	nput clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	٧
- 111	ligh-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V, , I _{OH} = -400 μ	Α	2.5	3.4		2.7	3.4		٧
			V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL L	ow-level output voltage	VIL = VIL max		IOL = 8 mA					0.35	0.5	
la .	nput current at naximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
Ін Н	ligh-level input current	V _{CC} = MAX,	V _I = 2.7 V				20			20	μΑ
	ow-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0.4			-0.4	mA
	Short-circuit output current §	V _{CC} = MAX			- 20		- 100	- 20		- 100	mA
	Supply current	V _{CC} = MAX,	See Note 2			6.1	10		6.1	10	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: ICC is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM	то	LEVELS	TEST CONDITIONS	SN54LS155A TEST CONDITIONS SN74LS155A					
	(INPUT)	(OUTPUT)	OF LOGIC		MIN	TYP	MAX			
^t PLH	A, B, 2 C , 1 <u>G</u> , or 2 <u>G</u>	Υ	2			10	15	ns		
^t PHL	A, B, 2C̄, 1Ḡ, or 2Ḡ	Y	2	C _L = 15 pF,		19	30	ns		
tPLH	A or B	Y	3	$R_L = 2 k\Omega$, See Note 3		17	26	ns		
tPHL	A or B	Y	3	See Note 3		19	30	ns		
tPLH	1C	Y	3			18	27			
[†] PHL	1C	Y	3			18	27	ns		

 $[\]mathbf{f}_{tpLH}$ = propagation delay time, low-to-high-level output



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

SDLS057 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

	SI	V54LS1	56	SI	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			4			8	
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				+	SI	N54LS1	56	SI	N74LS1	56	UNIT
	PARAMETER	TEST	CONDITIONS	51	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIH	High-level input voltage				2			2			٧
VIL	Low-level input voltage						0.7			0.8	٧
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
ЮН	High-level output current	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _{OH} = 5.5 V				100			100	μΑ
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{1H} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25 0.35	0.4 0.5	1 V
Ц	Input current at maximum input voltage	V _{CC} = MAX,	V _i = 7 V				0.1			0.1	mA
ΉΗ	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μΑ
IIL.	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0.4			-0.4	mA
Icc	Supply current	V _{CC} = MAX,	See Note 2			6.1	10		6.1	10	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: I_{CC} is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER§	FROM	то	LEVELS	TEST CONDITIONS	NS NS		UNIT	
r Anameren	(INPUT) (OUTF		OF LOGIC		MIN	TYP	MAX	
^t PLH	A, B, 2C 1G, or 2G	Y	2			25	40	ns
[†] PHL	A, B, 2C, 1G, or 2G	Y	2	$C_L = 15 pF$, $R_L = 2 k\Omega$,		34	51	ns
tPLH	A or B	Y	3	See Note 3		31	46	ns
tPHL	A or B	Y	3	See Note 3		34	51	ns
tPLH .	1C	Y	3			32	48	ns
tPHL	1C	Y	3			32	48	ns

 $^{{}^{\}S}tPLH$ = propagation delay time, low-to-high-level output



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ} \text{C}$.

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9750801QEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9750801QE A SNJ54LS155AJ	Samples
5962-9750801QFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9750801QF A SNJ54LS155AW	Samples
5962-9750801QFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9750801QF A SNJ54LS155AW	Samples
SN54LS155AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS155AJ	Samples
SN54LS155AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS155AJ	Samples
SN54LS156J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS156J	Samples
SN54LS156J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS156J	Samples
SN74LS155AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS155AN	Samples
SN74LS155AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS155AN	Samples
SN74LS155ANE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS155AN	Samples
SN74LS155ANE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS155AN	Samples
SN74LS155ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS155A	Samples
SN74LS155ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS155A	Samples





www.ti.com 14-Oct-2022

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN74LS156D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Samples
SN74LS156D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Samples
SN74LS156DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Samples
SN74LS156DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Samples
SN74LS156N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS156N	Samples
SN74LS156N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS156N	Samples
SN74LS156NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS156N	Samples
SN74LS156NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS156N	Samples
SN74LS156NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS156	Samples
SN74LS156NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS156	Samples
SNJ54LS155AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9750801QE A SNJ54LS155AJ	Samples
SNJ54LS155AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9750801QE A SNJ54LS155AJ	Samples
SNJ54LS155AW	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9750801QF A SNJ54LS155AW	Samples
SNJ54LS155AW	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9750801QF A SNJ54LS155AW	Samples
SNJ54LS156J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS156J	Sample
SNJ54LS156J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS156J	Sample

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS155A, SN54LS156, SN74LS155A, SN74LS156:

Catalog: SN74LS155A, SN74LS156

Military: SN54LS155A, SN54LS156

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE OPTION ADDENDUM


www.ti.com 14-Oct-2022


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS155ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS155ANSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS156DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS156NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com 9-Aug-2022




*All dimensions are nominal

7 111 01111011010110	are memma							
Devi	ice	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS1	55ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LS1	55ANSR	so	NS	16	2000	356.0	356.0	35.0
SN74LS	156DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LS1	56NSR	so	NS	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9750801QFA	W	CFP	16	1	506.98	26.16	6220	NA
SN74LS155AD	D	SOIC	16	40	507	8	3940	4.32
SN74LS155AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS155AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS155ANE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS155ANE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS156D	D	SOIC	16	40	507	8	3940	4.32
SN74LS156N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS156N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS156NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS156NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS155AW	W	CFP	16	1	506.98	26.16	6220	NA

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16




14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated