


- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KVRMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated


## Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



$V_{DSS} = 60V$
$R_{DS(on)} = 0.071\Omega$
$I_D = 14A$




## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	14	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	9.6	
$I_{DM}$	Pulsed Drain Current ①⑥	68	
$P_D @ T_C = 25^\circ C$	Power Dissipation	29	W
	Linear Derating Factor	0.19	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy②⑥	71	mJ
$I_{AR}$	Avalanche Current①⑥	10	A
$E_{AR}$	Repetitive Avalanche Energy①	2.9	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑥	5.0	V/ns
$T_J$	Operating Junction and Storage Temperature Range	-55 to + 175	°C
$T_{STG}$			
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	5.2	°C/W
$R_{\theta JA}$	Junction-to-Ambient	—	65	

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	60	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	0.052	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA⑥
R <sub>DSON</sub>	Static Drain-to-Source On-Resistance	—	—	0.071	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 7.8A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	4.5	—	—	S	V <sub>DS</sub> = 25V, I <sub>D</sub> = 10A⑥
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	25	μA	V <sub>DS</sub> = 60V, V <sub>GS</sub> = 0V
		—	—	250		V <sub>DS</sub> = 48V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -20V
Q <sub>g</sub>	Total Gate Charge	—	—	20	nC	I <sub>D</sub> = 10A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	5.3		V <sub>DS</sub> = 44V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	7.6		V <sub>GS</sub> = 10V, See Fig. 6 and 13 ④⑥
t <sub>d(on)</sub>	Turn-On Delay Time	—	4.9	—	ns	V <sub>DD</sub> = 28V
t <sub>r</sub>	Rise Time	—	34	—		I <sub>D</sub> = 10A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	19	—		R <sub>G</sub> = 24Ω
t <sub>f</sub>	Fall Time	—	27	—		R <sub>D</sub> = 2.6Ω, See Fig. 10 ④⑥
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		
C <sub>iss</sub>	Input Capacitance	—	370	—	pF	V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	—	140	—		V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	65	—		f = 1.0MHz, See Fig. 5⑥
C	Drain to Sink Capacitance	—	12	—		f = 1.0MHz

## Source-Drain Ratings and Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	14	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①⑥	—	—	68		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 7.8A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	56	83	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 10A
Q <sub>rr</sub>	Reverse Recovery Charge	—	120	180	μC	di/dt = 100A/μs ④⑥
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

### Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② V<sub>DD</sub> = 25V, starting T<sub>J</sub> = 25°C, L = 1.0mH  
R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 10A. (See Figure 12)
- ③ I<sub>SD</sub> ≤ 10A, di/dt ≤ 280A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>.  
T<sub>J</sub> ≤ 175°C
- ④ Pulse width ≤ 300μs; duty cycle ≤ 2%.
- ⑤ t = 60s, f = 60Hz
- ⑥ Uses IRFZ24N data and test conditions




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current





**Fig 13a.** Basic Gate Charge Waveform



**Fig 13b.** Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit




\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 14.** For N-Channel HEXFETS


## Package Outline TO-220 Fullpak Outline

Dimensions are shown in millimeters (inches)



## Part Marking Information

TO-220 Fullpak





Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>