

# PM8804

**Datasheet - production data** 

## PWM peak current mode controller for PoE and telecom systems



## Features

- PWM peak current mode controller
- Input operating voltage up to 75 V
- Internal high-voltage start up regulator with 20 mA current capability
- Current sense with programmable blanking time up to 200 ns
- Programmable fixed frequency up to 1 MHz
- Soft-start up with settable time
- Soft turn off (optionally disabled)
- Dual low-side complementary gate drivers
- Programmable dead time from 10 to 200 ns between GATE1 and GATE2
- Gate drivers have 1 A peak capability
- GATE2 optionally turned off for reduced consumption
- 80% maximum duty cycle with internal slope compensation
- Internal pull-up resistor on CTL pin enables the optocoupler connection
- Operating current consumption < 1.5 mA
- Embedded protections:
  - Severe overcurrent protection with latch after 4 events
  - Delayed overload protection with automatic restart
  - Feedback disconnection (OV) protection on VC
  - Thermal shutdown

#### September 2019

DS12490 Rev 2

- High efficiency topologies:
- Flyback, forward
- Flyback with synchronous rectification
- Flyback with active clamp
- Forward with active clamp

### **Applications**

- PoE powered devices such as IP phones, WLAN access points and network cameras
- Telecom power supplies

#### Table 1. Device summary

Part number	Package	Packing
PM8804TR	VFQFPN 3.0x3.0x1.0 16L 0.5 mm pitch	Tape and reel

1/27

# **Table of contents**

1	Des	cription	3
2	Турі	cal application circuit and block diagram	4
	2.1	Application circuit	4
	2.2	PM8804 block diagram	5
3	Pins	description and configuration	6
4	Elec	trical specifications	8
	4.1	Absolute maximum ratings	8
	4.2	Thermal data	8
	4.3	Electrical characteristic	9
5	Арр	lications information	12
	5.1	High-voltage start-up regulator and VC pin	12
	5.2	Oscillator and FSW pin	13
	5.3	Delay time and blanking time: DT and BLK pins	14
	5.4	Soft-start / soft-stop and SS pin	15
	5.5	PWM comparator / slope compensation and CTL pin	16
	5.6	Current limit and CS pin	16
	5.7	Output drivers: GAT1 / GAT2 and MODE pin	17
	5.8	Thermal protection	20
6	Layo	out guidelines	21
	6.1	General guidelines for 48 V converter	21
	6.2	How to layout the PM8804 ground pins	22
	6.3	Thermal aspects	22
	6.4	Component placement	23
7	Pacl	kage information	24
	7.1	VFQFPN 3.0x3.0x1.0 16L 0.5 mm pitch package information	24
8	Revi	ision history	26
2/27		DS12490 Rev 2	57



## 1 Description

The PM8804 is a PWM controller that integrates all the circuitry required to design a smart and efficient 48 V converter for PoE and telecom mid-power applications.

It features a programmable oscillator for the switching frequency, adjustable slope compensation, dual complementary low-side drivers with programmable dead time, programmable soft-start, soft turn off and a programmable current sense blanking time.

An internal high-voltage linear regulator with a typical 20 mA output current allows the device to start up with a minimum of external components.

Complementary 1 A peak gate drivers make possible to implement high power topologies, while when the second drives is not used, like with simple low power flyback converters, it can be turned off.

The device embeds a set of protections that enables the design of a self-protected converter with the scope to eliminate the risk of catastrophic failure at system level.

The device targets high efficiency conversion at wide range of load.



# 2 Typical application circuit and block diagram

## 2.1 Application circuit




Figure 1. Application schematic for active forward converter using PM8804 as controller

DS12490 Rev 2



# 2.2 PM8804 block diagram





Figure 2. PM8804 general internal block diagram



# 3 Pins description and configuration



#### Figure 3. Pins configuration (top view)

#### Table 2. Pin description

Pin no.	Name	Function
1	AGND	Analog signal GND. GND for all the sensitive analog circuitries. It must be connected to the PGND in a star ground configuration: a single connection point close to pin 10.
2	SS	Soft-start set. A capacitor connected from this pin to AGND sets the converter soft-start time. Use of stable ceramic capacitors is recommended.
3	DT	Delay time set. A resistor connected from this pin to AGND sets the delay time between GAT1 and GAT2 in the range 10 ns to 200 ns. This pin cannot be left open
4	FSW	Switching frequency set.An external resistor connected from FSW to AGND can set the oscillator frequency in the range 100 kHz to 1 MHz.
5, 7	NC	Not connected pin. On layout leave this pin unconnected; in this way this increases the creepage distance between VIN and PGD pins and the other device pins.
6	PGD	Power Good, active high signal. A low to high transition enable converter operation, typically a startup sequence. In case the PGD signal is de-asserted during normal operation, at the high to low transition the converter operation is stopped and both GAT1 and GAT2 signals are frozen in their default level state.
8	VIN	High-voltage input pin. Typically in PoE applications this voltage is the rectified voltage of input bridges and it is referred to AGND.
9	GAT1	Main gate driver output of the PWM controller. DC-DC converter gate driver output with 1 A peak sink -0.8 A source current capability. (5 $\Omega$ typ. MOSFETs).



Pin no.	Name	Function
10	PGND	System power and analog ground. Power ground for the gate drivers. This pin will be connected to AGND in a star ground configuration: a single connection point close to the pin 10. See more details in <i>Section 6: Layout guidelines on page 21</i> .
11	GAT2	Secondary gate driver output. AUX gate driver output for active clamp or synchronous rectification designs. 1 A peak sink - 0.8 A source current capability (5 $\Omega$ typ. MOSFETs). Its time delay with respect to GAT1 signal can be adjusted through DT pin. The operation of GAT2 pin can be selected through MODE pin.
12	VC	Output of the internal high-voltage start up regulator. When the voltage applied to VIN is powered up, the startup regulator charges the external capacitance up to 8 V typ. and a converter startup is attempted; Filter this pin with a ceramic capacitor connected to AGND; a 2.2 $\mu$ F, 25 V ceramic capacitor is typically enough to cover most of the applications.
13	MODE	Operation mode set. Through this pin it is possible to select operation mode for the converter. Connect this pin to AGND to turn off GAT2 when not used, and to disable the soft-stop feature. If left open, this pin is internally pulled up: GAT2 and soft-stop features are enabled.
14	CS	Current sense input for current mode control and overcurrent protection. Current sensing is accomplished using a dedicated current sense comparator. If the CS pin voltage exceeds 0.25 V, the GAT1 pin switches low for cycle-by-cycle current limiting. CS is internally held low for a blanking period after GAT1 switches high to blank leading edge current spikes.
15	CTL	The input of the pulse width modulator (PWM) circuit. CTL useful range is between 0.7 V and 1.7 V and a pull-up resistance of 3.3 k $\Omega$ is integrated; this resistance may also be used to bias an optocoupler transistor in isolated applications.
16	BLK	Blanking time set. An internal blanking time is integrated in order to prevent false overcurrent detection to terminate the PWM waveform. This is done after the rising edge of the primary side MOSFET. The masking time, active for a duration between 10 ns and 200 ns is set by a resistor placed between BLK and AGND.
-	EP	Exposed pad. Connect this pad to a PCB copper plane to improve heat dissipation; it must be electrically connected to AGND.

	Table 2.	Pin	description	(continued)
--	----------	-----	-------------	-------------



## 4 Electrical specifications

### 4.1 Absolute maximum ratings

#### Table 3. Absolute maximum ratings

Parameter	Value <sup>(1)</sup>	Unit
VIN to AGND	-0.3 to 85	V
VC to AGND	-0.3 to 16	V
GAT1, GAT2 to PGND	-0.3 to VC +0.3	V
MODE, DT, FSW, CTL, CS, BLK, SS to AGND	-0.3 to 3.6	V
PGD to AGND	-0.3 to VIN +0.3	V
ESD HBM	2	KV
ESD CDM	500	V
Maximum operating junction temperature	-40 to 150	°C
Storage temperature	-40 to 150	°C

1. Absolute maximum rating is the limit beyond which may occur a permanent damage to the device. Exposure to absolute-maximum-rated condition for extended periods may affect device reliability.

## 4.2 Thermal data

#### Table 4. Thermal data

Symbol	Parameter	Value	Unit
R <sub>THJA</sub>	Thermal resistance junction to ambient <sup>(1)</sup>	30	°C/W
R <sub>THJB</sub>	Thermal resistance junction to board <sup>(1)</sup>	15	°C/W
Pd max	Maximum power dissipation of device <sup>(2)</sup>	1.3	W
T <sub>STG</sub>	Storage temperature range	-40 to 150	°C
TJ	Operative junction temperature range	-40 to 125	°C

1. Package mounted on a 4 layers board (2 signals + 2 powers), Cu thickness 35 micron, with 5 x 5 via holes on the exposed pad copper area connected to each inner power plane of 1 x 1 inches minimum size.

2. With device mounted on the board described in 1. and Ta = 85  $^{\circ}$ C.



## 4.3 Electrical characteristic

VIN = 48 V, VC = open, GAT1 and GAT2 = open,  $T_j$  = -40 °C to 125 °C unless otherwise specified).

Table 5. Electrical characteristic <sup>(1)</sup>						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Input voltage	VIN		•	!		
VIN	Input voltage	VIN rising	10	-	75	V
Power Good P	GD					-
PGD <sub>ON</sub>	Turn on threshold	PGD rising	765	815	865	mV
PGDO <sub>FF</sub>	Turn off threshold	PGD falling	PGD <sub>ON</sub> -120	PGD <sub>ON</sub> -100	PGD <sub>ON</sub> -80	mV
HV linear regu	llator VC <sup>(2)</sup>					
	VC <sub>S</sub> , Internal default set	-	7.6	8.0	8.4	v
VC	Regulator dropout	IC = 10 mA; GATE1, GATE2 = open	-	2.3	2.8	V
	Current limit	GATE1, GATE2 = open	13	22	31	mA
240	Turn off threshold	VC rising	-	8.3	-	V
VC <sub>onoff</sub>	Turn on threshold	VC falling	-	6.0	-	V
VC	UV <sub>R</sub> , release	VC rising	7.2	7.6	8	V
VC <sub>UV</sub>	UV <sub>F</sub> , lock-out	VC falling	4.75	5	5.25	V
VC <sub>OV</sub>	OV, threshold	VC rising	14.8	15.3	16.0	V
Oscillator FSV	v		·	·	•	-
	Frequency accuracy	In the range from 100 to 500 kHz	-	±10	-	%
F <sub>SW</sub>	Frequency Programmability	R <sub>FSW</sub> = 47 kΩ	425	475	525	kHz
		R <sub>FSW</sub> = 100 kΩ	210	235	260	kHz
	ling	R <sub>FSW</sub> = 250 kΩ	90	100	110	kHz
-	Frequency range	Typical value	100	-	1000	kHz
-	Fsw voltage	-	1.20	1.25	1.30	V
Delay time DT					•	•
	GATE1 to GATE2 delay	R <sub>DT</sub> = 20 kΩ GATE1 and GATE2 open	-	15	-	ns
-	time	R <sub>DT</sub> = 390 kΩ GATE1 and GATE2 open	-	195	-	ns
-	DT voltage	-	1.20	1.25	1.30	V

### Table 5. Electrical characteristic<sup>(1)</sup>



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Soft-start / soft-	stop					
T <sub>SS</sub>	Soft-start time	$C_{SS}$ = 33 nF; over CTL full range (0.7 V to 1.7 V) <sup>(3)</sup>	-	16.5	-	ms
I <sub>SS_PRECHARGE</sub>	Soft-start pre-charge current	From SS = 0 V to SS = 0.7 V	8	10	12	μA
T <sub>SS_PRECHARGE</sub>	Soft-start pre-charge delay	From SS = 0 V to SS = 0.7 V; $C_{SS} = 33 \text{ nF}^{(3)}$	-	2.3	-	ms
ISS_CHARGE	Soft-start charge/discharge current	For SS > 0.7 V	1.3	2	2.7	μΑ
I <sub>SS_DISCHARGE</sub>	Soft off discharge current	From CTL set point to 0.7 V	6.5	10	13.5	μA
Blanking time B	LK					-
		R <sub>BLK</sub> = 20 kΩ	-	15	-	ns
-	Blanking time	$R_{BLK} = 390 \ k\Omega^{(3)}$	-	195	-	ns
-	BLK voltage	-	1.20	1.25	1.30	V
Current limit CS	, ,	I				_
-	Delay to output	(3)	-	20	-	ns
OC1 <sub>TH</sub>	Cycle by cycle current Limit threshold voltage	-	0.22	0.25	0.28	V
OC2 <sub>TH</sub>	4-times retry current Limit threshold voltage	-	0.32	0.35	0.38	V
-	Slope compensation peak current	Sourced by CS pin at 80% duty cycle	17	21.5	26	μA
PWM comparate	or CTL					-
-	Delay to output	Guaranteed by design	-	25	-	ns
-	Minimum duty cycle	CTL = 0, CS = 0	-	-	0	%
-	Maximum duty cycle	CTL = 2 V, CS = 0, F <sub>OSC</sub> = 250 kHz	75	80	85	%
-	CTL to PWM gain	(3)	-	1:4	-	-
-	CTL operative range	(3)	0.7	-	1.7	V
-	Internal CTL pull-up resistance	To internal 3V3 ref. voltage	3	3.3	3.8	kΩ

## Table 5. Electrical characteristic<sup>(1)</sup> (continued)



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Mode comparat	tor					
V <sub>TH_MODE_R</sub>	Mode rising threshold, $V_{MR}$	MODE rising	750	800	850	mV
V <sub>TH_MODE_F</sub>	Mode falling threshold, V <sub>MF</sub>	MODE falling	V <sub>MR</sub> - 120	V <sub>MR</sub> -100	V <sub>MR</sub> -80	mV
I <sub>OFF_MODE</sub>	Input low output current	V <sub>MODE</sub> < V <sub>TH_MODE</sub> - V <sub>HYST_MODE</sub>	-	1	-	μA
Output driver G	AT1 and GAT2					
-	Fall time	CLOAD = 3.3 nF, VC = 10 V <sup>(3)</sup>	-	40	-	ns
-	Rise time	CLOAD = 3.3 nF, VC = 10 V <sup>(3)</sup>	-	45	-	ns
-	Peak source current	CLOAD = 3.3 nF, VC = 10 V <sup>(3)</sup>	-	0.8	-	A
-	Peak sink current	CLOAD = 3.3 nF, VC = 10 V <sup>(3)</sup>	-	1	-	Α
Thermal shutdo	own					
OT <sub>TH</sub>	Shutdown temp.	Always active <sup>(3)</sup>	-	160	-	°C
-	Shutdown hyst.	(3)	-	30	-	°C
Device current	consumption	1	1	1	1	
-	VIN quiescent current	$VIN > V_{UVLO_R}, VC = 10 V$	-	0.3	0.5	mA
-	VC quiescent current	VIN > V <sub>UVLO_R</sub> , VC = 10 V, CTL = 3.3 V	-	1.2	1.5	mA

Table 5. Electrical characteristic<sup>(1)</sup> (continued)

1. All devices are 100% production tested at  $T_A$  = +25 NC. Limits overtemperature are guaranteed by design and correlation.

2. The VC regulator is intended for internal use only as startup supply of PM8804; any additional external VC current, like the external MOSFET driving current, has to be take in account in the dimensioning of the filter capacitor to be connected with VC pin; VC regulator cannot supply continuously the specified max current limit.

3. Parameter guaranteed by design.



## 5 Applications information

### 5.1 High-voltage start-up regulator and VC pin

The device embeds a high-voltage startup regulator to provide the supply voltage to the internal current mode PWM controller during its startup phase and if needed, also during the normal operation.

The regulated voltage is typically 8 V and it is internally connected to the VC pin as well as to the controller section.

In normal isolated topology, the VC pin is diode-connected to the auxiliary winding of the transformer used for the flyback or forward configuration. When the voltage from the transformer exceeds the regulated voltage, the high-voltage regulator is shut off, reducing the amount of power dissipated inside the PM8804.

More in detail, when the auxiliary voltage surpasses 8.3 V, the HV regulator resets its regulation level to less than 6.0 V. In this way, a loosely regulated voltage from the external auxiliary supply is allowed without current-sharing with the internal regulator. If the auxiliary voltage drops under 6 V, the internal regulator is turned on in order to supply the controller and maintain the output regulation.

While the auxiliary voltage has to be higher than 8.0 V to take advantage of the auxiliary winding, it must be also lower than 15.3 V for all operating conditions, to avoid the intervention of the internal OV protection.

A ceramic capacitor at least 2.2  $\mu\text{F}$  must be connected at the controller output to guarantee the stability of the HV regulator.

For applications with high current drawn from VC pin, a large capacitance should be connected on VC pin in order to avoid converter switch-off during the startup phase.

A UV/OV mechanism monitors the level of voltage on the VC pin.

When VC voltage overcomes the UVLO rising threshold (VC<sub>UV\_R</sub>), the PWM controller is enabled by the assertion of PGD signal and it remains enabled until the VC voltage drops below the UVLO falling threshold (VC<sub>UV\_F</sub>) or the PGD is de-asserted. The VC<sub>UV\_F</sub> is set to 5.0 V typically: below this voltage the PWM controller operations are stopped and the outputs frozen in default state.

The overvoltage circuitry detects a feedback fault condition on the output voltage by sensing the VC voltage. If VC exceeds the OV rising threshold ( $VC_{OV_R}$ ), the PWM controller is stopped, the soft-start capacitor discharged, then a new start up is attempted.

In case of persistent overvoltage, the control logic tries 4 cycles of fast hiccup before definitively shutting down the PWM controller. To restart the device the main supply VIN must be lowered to ground and then powered up again.

The HV regulator internal current limit is set at 22 mA typ. This value includes the current internally drawn to bias the controller, the gate drivers, and the external components that may be connected to the VC pin.

The use of an external auxiliary source is strongly recommended: the amount of power dissipated inside the device will be significantly reduced.



On the contrary using the internal HV regulator without the auxiliary winding increases the internal power dissipation, and in case of high ambient temperature and high power MOSFETs to drive, this may lead the device into thermal shutdown.

### 5.2 Oscillator and FSW pin

The internal oscillator frequency can be programmed by connecting an external resistor  $R_{\text{FSW}}$  between the FSW and AGND pins.

The relationship between the oscillator frequency  $\mathsf{F}_{SW}$  and the  $\mathsf{R}_{FSW}$  resistor is:

#### Equation 1

$$F_{SW}(kHz) \,=\, \frac{24000}{3.5 + R_{FSW}(k\Omega)}$$

The PWM switching frequency is equal to the programmed oscillator frequency.

The useful range for switching frequency is from 100 kHz to 1 MHz. This can be obtained using a resistor  $R_{FSW}$  in the range from 20 k $\Omega$  to 250 k $\Omega$ .




Figure 4. Switching frequency vs. R<sub>FSW</sub>



## 5.3 Delay time and blanking time: DT and BLK pins

The delay between the rising edge of GAT2 and GAT1 waveforms can be set by connecting a programming resistor  $R_{DT}$  between the pins DT and AGND.

The relationship between the delay time and the  $\mathsf{R}_{\mathsf{DT}}$  resistor is:

#### Equation 2

$$t_{delay}(ns) = \frac{0.6(pC) \cdot R_{DT}(k\Omega)}{1.25(V)} + 4(ns)$$

The same delay time is set between the GAT1 falling edge and the subsequent GAT2 falling edge.

The useful range for  $R_{DT}$  is from 20 k $\Omega$  to 390 k $\Omega$ . A resistor must always be connected to this pin, otherwise the device operation will be stopped.




Figure 5. Timing relationship of DT and BLK signals as a function of R<sub>DT</sub>/R<sub>BLK</sub>

The blanking time can be set by connecting a resistor  $\mathsf{R}_{\mathsf{BLK}}$  between the pins BLK and AGND.

*Equation 2* is valid as well for blanking time, where resistor  $R_{DT}$  is replaced with resistor  $R_{BLK}$  and  $t_{delay}$  with  $t_{blanking}$ .

This internal blanking time is introduced to prevent false overcurrent detection on the rising edge of GAT1 waveform. The masking logic is activated at the turn-on of the primary side MOSFET for a duration up to 200 ns.

The useful range for  $R_{BLK}$  is between 20 k $\Omega$  and 390 k $\Omega$ .



As for delay time, a resistor must always be connected to BLK pin, otherwise the device operation will be stopped. Values for DT and BLK must be selected to be compatible with the selected switching frequency; this constraint becomes more critical for high switching frequencies due to the reduced duration of pulses.

The following relation con be used as a general "rule of thumb":

#### Equation 3

$$2 \cdot \text{DT} + \text{BLK} \le 10\% \cdot \text{T}_{SW}$$

In case of  $F_{SW}$  = 500 KHz,  $T_{SW}$  is 2 µs and assuming a duty cycle of 50%, the clock pulse lasts 1 µs. In order to satisfy *Equation 3*, two possible combination of DT and BLK are:

- 1. DT = 30 ns, BLK = 30 ns
- 2. DT = 20 ns, BLK = 50 ns

### 5.4 Soft-start / soft-stop and SS pin

The soft-start feature allows the output voltage to ramp-up in a safe and controlled way.

At the startup of the converter, the input voltage of the PWM comparator (CTL pin) is clamped to the SS pin voltage, which is progressively ramped-up until it reaches the regulation voltage. This results in a converter duty cycle increasing from zero to the operative value.

The voltage ramp on SS pin is achieved by charging an external CSS capacitor connected to the pin with a 2  $\mu$ A internal current source.

Taking into account that the output voltage will start to rise only when the CTL voltage is higher than 0.7 V, the effective duration of the output voltage soft-start ramp can be estimated with the following formula:

#### **Equation 4**

$$t_{SS}(ms) = C_{SS}(nF) \cdot \frac{(CTL[V] - 0.7[V])}{2(\mu A)}$$

The CTL voltage level depends on many factors: the topology, the converter working mode and the output capacitance. Typical values are in the range from 1 to 2 V. Assuming a mean value of CTL = 1.5 V and considering C<sub>SS</sub> = 33 nF, the resulting soft-start time will be about 13 mS.

Typical values for  $C_{SS}$  are in the range 10 nF to 100 nF.

At the start-up, the baseline of 0.7 V on CTL is reached charging the soft-start capacitor with a 10  $\mu$ A current source. After the start-up phase, the SS voltage level is actively maintained at 2.3 V by an internal control circuitry, which also manages overcurrent and fault conditions.

In case of normal shutdown or thermal fault, the device features a soft-stop procedure. The soft-stop helps to reduce the stress and the overvoltages on the power MOSFET and it is achieved discharging slowly the soft-start capacitor with a 10  $\mu$ A current sink.

Except for thermal protection, the soft-stop is not applied for all the other fault conditions.

A summary is reported in *Table 6*. The soft-stop can be disabled connecting the MODE pin to AGND.



Table of Faat management			
Faults	Reaction	Turn off type	
OV on VC	4 attempts then latched off state	Fast turn off	
OC2	4 attempts then latched off state	Fast turn off	
Overtemperature	The device attempts a new soft-start only when the OT condition is removed	Soft-stop	
UV on VC	The device attempts a new soft-start only when the $\mbox{VC}_{\mbox{UV}}$ rising threshold is passed again	Fast turn off	

 Table 6. Fault management

## 5.5 PWM comparator / slope compensation and CTL pin

In a typical isolated topology, the error amplifier is located outside the IC and the feedback signal is taken on the collector of an optocoupler, while the current is sensed through a sense resistor Rs connected between the source of the primary side MOSFET and the PGND pin.

The PWM comparator produces the PWM duty cycle by comparing the Rs ramp signal on CS with the error voltage derived from the error amplifier output.

The CTL voltage is internally pulled up to a fixed reference of 3.3 V using an internal 3.3 K $\Omega$  resistor, and it is reduced by a 4:1 divider before being connected to the PWM comparator input.

The PWM duty cycle increases with the voltage at the CTL pin. The controller output duty cycle reduces to zero when the CTL pin voltage drops below approximately 0.7 V.

For duty cycles greater than 50%, current mode control loops are subject to sub-harmonic oscillation.

The device fixes the maximum duty cycle at 80% and implements a slope compensation technique consisting in adding a fixed slope voltage ramp to the signal at the CS pin. This is achieved by injecting a 21.5  $\mu$ A saw tooth current into the current sense signal path on an integrated 2 k $\Omega$  series resistor.

Additional slope compensation may be added by increasing the source impedance of the cur-rent sense signal connecting a resistor between the CS pin and the source of the current sense signal. The net effect is to further increase the slope of the voltage ramp at the PWM comparator terminals.

## 5.6 Current limit and CS pin

The current sensed through the CS pin is compared to two fixed levels of 250 mV and 350 mV.


The lower level of 250 mV is used to perform a cycle-by-cycle current limit, terminating the PWM pulse. In case of recurring overload a timing structure is activated through SS pin, sourcing a small current of about 2  $\mu$ A on SS capacitor. The voltage on SS rises whenever during a PWM cycle an overcurrent event occurs, while decreases to the default voltage (2.3 V) if it does not.




If SS voltage reaches 2.8 V, a slow hiccup is performed sinking 2  $\mu$ A from SS, and shutting down the gate driver until the SS capacitor is fully discharged. Then a new soft-start procedure is performed.

When a severe overcurrent occurs, like a short-circuit of an internal power component, and 350 mV level is reached on CS, the gate driver is instantaneously shut down and a fast hiccup cycle is performed. When the 10  $\mu$ A sink current fully discharges the SS capacitor, a new soft-start procedure with a charging current of 10  $\mu$ A is performed.

In case of persistent severe overcurrent, the control logic tries 4 cycles of fast hiccup before definitively shutting down the PWM controller. To restart the device, after removing the cause of overcurrent, VIN must be lowered to ground and then powered up again.





Ch1= SS, Ch2 = VG1, Ch3 = VCS, Ch4 = Vsense

## 5.7 Output drivers: GAT1 / GAT2 and MODE pin

The PM8804 is integrating two MOSFET drivers with up to 1 A peak sink current capability.

GAT1 is intended for driving the main switching MOSFET, while GAT2 is used for an auxiliary function, depending on the topology selected: it can be used to drive a gate drive transformer in synchronous flyback topologies or to control a P-channel MOSFET referred to PGND in active clamp forward topologies.

The rising edge of GAT2 is anticipated by time period DT with respect to the rising edge of GAT1, while the falling edge of GAT2 is delayed by the same time period DT with respect to the falling edge of GAT1 (see *Figure 7*).

DT can be adjusted from 10 ns to 200 ns to fine tune the relative switching times of the MOSFETs and to maximize the converter efficiency.



DS12490 Rev 2




Figure 7. Timing relation between output drivers as a function of DT

In both the flyback and forward applications the default status of GAT2 is the opposite of GAT1: in fact GAT1 must be set at LOW level to guarantee the off state of the main MOSFET, GAT2 must be set at HIGH level to assure the off state to the secondary MOSFET in flyback converters and to assure the off state of the active clamp P-channel MOSFET in forward active clamp converters.

Through MODE pin it is possible to enable or disable the secondary driver GAT2 and the soft-stop feature. If MODE pin is left open, it is driven high by an internal pull-up: GAT2 and soft-stop are enabled. If MODE pin is lowered under VTH\_MODE threshold (0.7 V), GAT2 and soft-stop are disabled.

Typically the use of the MODE pin for the most used topologies is as follows:

Synchronous flyback NO soft-stop and MODE tied to PGD pin with resistive divider, PGD pulled up to VC; with a proper selection of the divider it is possible take MODE pin high when the PGD signal is high too; while during the turn off, MODE pin will be driven low disabling the soft-stop feature.

Active clamp forward: YES soft-stop and MODE left open.

The following pictures show the drivers' waveforms in different operating conditions.




Figure 8. Drivers' waveforms at soft-start (PGD rising)

DS12490 Rev 2








Figure 9. Drivers' waveforms at soft-stop (PGD falling)














Figure 12. Drivers' waveforms when a VCC fault is occurring

## 5.8 Thermal protection

The PM8804 thermal protection limit is set to 160 °C on the junction temperature and is always active. When this threshold is exceeded, the PWM controller is switched-off following the soft-stop method.

When the junction temperature goes below about 130 °C the converter will restart automatically doing a startup phase and without need to recycle the input voltage.



## 6 Layout guidelines

### 6.1 General guidelines for 48 V converter

The following general guidelines are valid for all the typical converter topologies used for 48 V PoE/PoE+ converters.

The length of the interconnections between the following groups of components belonging to the primary side of the converter must be kept as short as possible:

- 1. Input ceramic capacitors
- 2. Input side of the power transformer
- 3. Power MOSFET and sense resistors
- 4. Active clamp circuitry or snubber circuitry (if present)

The length of the interconnections between the following groups of components belonging to the secondary side of the isolation must be kept as short as possible

- 1. Secondary rectifier diode(s), or synchronous rectifier MOSFET(s) and associated driving circuitry
- 2. Output side of the power transformer
- 3. Output ceramic capacitors

Isolation / spacing as required by applicable safety standards must be assured between all the rails / traces / planes at 48 V and between primary and secondary side of the converter.




Figure 13. PM8804 ground areas (top view)



### 6.2 How to layout the PM8804 ground pins

PM8804 is provided with two different pins of ground AGND and PGND plus an exposed pad.

The exposed pad must be connected to AGND and is recommended a fill area with at least a matrix of 3 x 3 vias to AGND plane.

Increase the number of AGND power planes helps improve the heat dissipation and it is recommended under the PM8804.

Is recommended to use a wide power copper plane for AGND connection and when is possible avoid to use traces.

The board ground must be separated into PGND and AGND: pin 11 and pin 9 must be referred to PGND; all other circuitry and all others components must be connected to AGND.

The AGND must be connected to PGND in one point only, and it has to be as much as possible close to the pin10.

It is recommended to use a small copper area for the PGND.

AGND can be a wide copper plane connecting the several components referred to it.

On secondary side is recommend to keep separated the power path of the power secondary GND (output side of transformer, secondary rectifier, output capacitors) from the feedback network GND, which will be connected only at the output capacitors side.

The low potential of PoE/48V voltage can be routed with a wide trace at the input and along the input filter, to become a copper plane close to the PM8804.

### 6.3 Thermal aspects

- Design the primary MOSFET area with at least 6 9 vias of connection to the internal copper area.
- Increase where possible the number of connected power planes, at least below the MOSFETs and diodes to improve the heat dissipation.
- Design the secondary rectifier area with at least 6 9 vias of connection to the internal copper area.
- The Thermal copper area has to be sized taking into account the thermal reason and its impact on EMI when placed under switching devices like power MOSFETs and diodes.



## 6.4 Component placement

- Place the PM8804 and all the related components close to each other; use both sides
- Place all the feedback components close to each other, use both sides
- Place the sense resistors close to the power MOSFET, if possible on the same side
- Place the input ceramic capacitors close to the input side of power transformer, if possible on the same side
- Place the primary snubber network close to the power transformer, on the bottom side
- Place the rectifier diode or MOSFET close to the output side of the transformer, if possible on the same side
- Place the secondary snubber network close to the rectifier diode or MOSFET, bottom side
- Place the decoupling capacitors for VC close to the PM8804 pin 1
- Place the components for FSW, DT and SS pins in a quiet area, separated as much as possible from the other signals
- Use interconnections of at least 20 mils for the following PM8804 pins: GAT1, GAT2, VC.



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 7.1 VFQFPN 3.0x3.0x1.0 16L 0.5 mm pitch package information





Figure 14. VFQFPN 3.0x3.0x1.0 16L 0.5 mm pitch package outline



Symbol	Dimensions (mm)				
Symbol	Min.	Nom.	Max.		
А	0.80	0.90	1.00		
A1	0.00	0.02	0.05		
A3		0.20 REF.			
b	0.20	0.20 0.25 0.30			
D	3.00 BSC				
D1	1.50 BSC				
D2	1.70 1.80 1.90				
e		0.50 BSC			
E	3.00 BSC				
E1		1.50 BSC			
E2	1.70 1.80 1.90				
L	0.30	0.40	0.50		
k	0.20	-	-		
N	16	6	-		

Table 7. VFQFPN 3.0x3.0x1.0	16L 0.5 mm	pitch mechanical data

#### Figure 15. VFQFPN 3.0x3.0x1.0 16L 0.5 mm pitch recommended footprint



Note:

This footprint is able to ensure insulation up to 30 Vrms (according to CEI IEC-664-1). The device must be positioned within  $\oplus$  0.02 A B.



# 8 Revision history

· · · · · · · · · · · · · · · · · · ·			
Date	Revision	Changes	
22-Mar-2018	1	Initial release.	
23-Sept-2019	2	Updated <i>Table 4: Thermal data</i> and conditions in Section 4.3: Electrical characteristic	

#### Table 8. Document revision history



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved



DS12490 Rev 2