

# 8-Mbit (512K x 16) MoBL® Static RAM

#### **Features**

Temperature Ranges

- Industrial: -40°C to 85°C

· Very high speed: 55 ns

• Wide voltage range: 2.20V-3.60V

• Pin-compatible with CY62157CV25, CY62157CV30, and

CY62157CV33

· Ultra-low active power

- Typical active current: 1.5 mA @ f = 1 MHz

— Typical active current: 12 mA @ f = f<sub>max</sub>

· Ultra-low standby power

Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features

Automatic power-down when deselected

CMOS for optimum speed/power

 Available in Pb-free and non Pb-free 48-ball FBGA, and Pb-free 44-pin TSOPII package

## **Functional Description**

The CY62157DV30 is a high-performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life $^{\text{TM}}$  (MoBL $^{\text{\tiny \$}}$ ) in


portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can also be put into standby mode when deselected ( $\overline{\text{CE}}_1$  HIGH or  $\text{CE}_2$  LOW or both BHE and BLE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}_1$ HIGH or  $\text{CE}_2$  LOW), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ , BLE HIGH), or during a write operation ( $\overline{\text{CE}}_1$  LOW,  $\overline{\text{CE}}_2$  HIGH and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enables ( $CE_1$  LOW and  $CE_2$  <u>HIG</u>H) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified <u>on</u> the address pins ( $A_0$  through  $A_{18}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking Chip Enables (CE $_1$  LOW and CE $_2$  HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$  to I/O $_15$ . See the truth table for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

#### Logic Block Diagram





#### **Product Portfolio**


							F	Power Dis	sipatio	n	
						Operating I <sub>CC</sub> , (mA)			Standb	V leps.	
		V <sub>C</sub>	<sub>C</sub> Range	(V)	Speed	f = 11	ИНz	$f = f_t$	max	(μ <b>Α</b>	
Product	Range	Min.	Typ. <sup>[1]</sup>	Max.	(ns)	Typ. <sup>[1]</sup> Max.		Typ. <sup>[1]</sup>	Max.	Typ. <sup>[1]</sup>	Max.
CY62157DV30LL	Industrial	2.2	3.0	3.6	55, 70	1.5	3	12	15	2	8

## **Pin Configuration**<sup>[2, 3, 4]</sup>

### **48-Ball FBGA Pinout**

#### **Top View** (BLE) OE A<sub>2</sub> CE<sub>2</sub> 1/Q<sub>8</sub> BHE В С 1/Q<sub>9</sub> 1/02 (I/O<sub>10</sub>) Vcc $V_{SS}$ I/O<sub>11</sub> D (I/O<sub>12</sub>) V<sub>CC</sub> Е F (I/O<sub>13</sub> 1/O<sub>15</sub> G NC WE A<sub>18</sub> Н

# 44-pin TSOP II Pinout Top View



#### Notes:

- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ .
- 2. NC pins are not internally connected on the die.
- 3. DNU pins have to be left floating.
- 4. The 44-TSOPII package device has only one chip enable pin (CE).



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65°C to + 150°C Ambient Temperature with Power Applied.......55°C to + 125°C

Supply Voltage to Ground Potential ...... –0.3V to V<sub>CC(max)</sub> + 0.3V

DC Voltage Applied to Outputs in High-Z State  $^{[5,\ 6]}$  .......-0.3V to  $V_{\text{CC(max)}}$  + 0.3V DC Input Voltage<sup>[5, 6]</sup> ......–0.3V to  $V_{\text{CC(max)}}$  + 0.3V

## **Electrical Characteristics** Over the Operating Range

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	. >2001V
Latch-up Current	>200 mA

## **Operating Range**

Device	Range	Ambient Temperature (T <sub>A</sub> )	<b>v</b> cc <sup>[7]</sup>
CY62157DV30LL	Industrial	-40°C to +85°C	2.20V to 3.60V

						-55, -7	0	
Parameter	Description	Test Conditions			Min.	<b>Typ</b> .[1]	Max.	Unit
V <sub>OH</sub>	Output HIGH	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20V		2.0			V
	Voltage	I <sub>OH</sub> = -1.0 mA	$V_{CC} = 2.70V$		2.4			V
V <sub>OL</sub>	Output LOW	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20V				0.4	V
	Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 2.70V$				0.4	V
V <sub>IH</sub>	Input HIGH	V <sub>CC</sub> = 2.2V to 2.7V			1.8		$V_{CC} + 0.3$	V
	Voltage	V <sub>CC</sub> = 2.7V to 3.6V			2.2		$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW	V <sub>CC</sub> = 2.2V to 2.7V			-0.3		0.6	V
	Voltage	V <sub>CC</sub> = 2.7V to 3.6V			-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_CC$	Ind'I		<b>–</b> 1		+1	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled	Ind'I		<b>–</b> 1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	$f = f_{MAX} = 1/t_{RC}$	V <sub>CC</sub> = V <sub>CCmax</sub>	LL		12	15	mA
	Supply Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	LL		1.5	3	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current — CMOS Inputs	$\label{eq:center} \begin{split} \overline{\text{CE}}_1 &\geq \text{V}_{\text{CC}} - 0.2\text{V},  \text{CE}_2 \leq 0.2\text{V} \\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - 0.2\text{V},  \text{V}_{\text{IN}} \leq 0.2\text{V}) \\ \text{f} &= \text{f}_{\text{MAX}}  (\text{Address and Data Only}),  \text{f} = 0 \\ (\text{OE},  \text{WE},  \text{BHE and BLE}),  \text{V}_{\text{CC}} = 3.60\text{V} \end{split}$	Ind'I	LL		2	8	μА
I <sub>SB2</sub>	Automatic CE Power-Down Current -CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0.2 \text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2 \text{V},$ $\text{f} = 0, \text{V}_{\text{CC}} = 3.60 \text{V}$	Ind'I	LL		2	8	μА

## Capacitance<sup>[8, 9]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF


- 5. V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   6. V<sub>IH(max)</sub>= V<sub>CC</sub>+0.75V for pulse duration less than 20 ns.
   7. Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
- 8. Tested initially and after any design or process changes that may affect these parameters.
- 9. The input capacitance on the CE<sub>2</sub> pin of the FBGA package and on the BHE pin of the 44TSOPII package is 15 pF.



### Thermal Resistance<sup>[8]</sup>

Parameter	Description	Test Conditions	FBGA	TSOP II	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	39.3	35.62	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		9.69	9.13	°C/W

### **AC Test Loads and Waveforms**




Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions			<b>Typ</b> . <sup>[1]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.5			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}$ = 1.5V $CE_1 \ge V_{CC} - 0.2V$ , $CE_2 \le 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	Ind'l			4	μА
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

#### **Data Retention Waveform**[11]



#### Notes:

10. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100~\mu s$  or stable at  $V_{CC(min.)} \ge 100~\mu s$ .



## Switching Characteristics Over the Operating Range [12]

		55	ns	70		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		•	•	•	•	•
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[13]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[13, 14]</sup>		20		25	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[13]</sup>	10		10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[13, 14]</sup>		20		25	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power-Up	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to Power-Down		55		70	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		55		70	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[13]</sup>	10		10		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z <sup>[13, 14]</sup>		20		25	ns
Write Cycle <sup>[15]</sup>		•	•	•	•	•
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	40		60		ns
t <sub>AW</sub>	Address Set-up to Write End	40		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		45		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	40		60		ns
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[13, 14]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[13]</sup>	10		10		ns


<sup>11.</sup> BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

SHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.
 Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>QL</sub>/I<sub>QH</sub> as shown in the "AC Test Loads and Waveforms" section.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, t<sub>HZDE</sub>, t<sub>HZOE</sub> and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 t<sub>HZCE</sub>, t<sub>HZCE</sub>




## **Switching Waveforms**

## Read Cycle 1 (Address Transition Controlled)<sup>[16, 17]</sup>



## Read Cycle 2 (OE Controlled)[17, 18]



16. <u>The</u> device is continuously selected. OE,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $CE_2 = V_{IH}$ .


17. WE is HIGH for read cycle.

18. Address valid prior to or coincident with  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $\overline{CE}_2$  transition HIGH.




## **Switching Waveforms** (continued)

Write Cycle 1 (WE Controlled)<sup>[15, 19, 20, 21]</sup>



Write Cycle 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) $^{[15,\ 19,\ 20,\ 21]}$ 



- 19. Data I/O is high-impedance if  $\overline{\text{OE}} = \text{V}_{\text{IH}}$ .


  20. If  $\overline{\text{CE}}_1$  goes HIGH and  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}} = \text{V}_{\text{IH}}$ , the output remains in a high-impedance state.

  21. During this period, the I/Os are in output state and input signals should not be applied.




## **Switching Waveforms** (continued)

## Write Cycle 3 (WE Controlled, OE LOW)[20, 21]



## Write Cycle 4 (BHE/BLE Controlled, OE LOW)[20, 21]





## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Χ	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Χ	L	Х	Χ	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read (Upper byte and Lower Byte)	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read (Lower Byte only)	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read (Upper Byte only)	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Χ	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write (Upper byte and Lower Byte)	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write (Lower Byte only)	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write (Upper Byte only)	Active (I <sub>CC</sub> )




## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62157DV30LL-55BVI	51-85150	48-ball (6 x 8 x 1 mm) FBGA	Industrial
	CY62157DV30LL-55BVXI		48-ball (6 x 8 x 1 mm) FBGA (Pb-free)	
	CY62157DV30LL-55ZSXI	51-85087	44-pin TSOP II (Pb-free)	
70	CY62157DV30LL-70BVXI	51-85150	48-ball (6 x 8 x 1 mm) FBGA (Pb-free)	Industrial


## Package Diagrams (continued)

Figure 1. 48-Pin VFBGA (51-85150)





#### Figure 2. 44-pin TSOP II (51-85087)



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



## **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	126316	05/22/03	HRT	New Data Sheet
*A	131013	11/19/03	CBD/LDZ	Change from Advance to Preliminary
*B	133115	01/24/04	CBD	Minor Change: Change MPN and upload.
*C	211601	See ECN	AJU	Change from Preliminary to Final Changed Marketing part number from CY62157DV to CY62157DV30 in the title and in the Ordering Information table Added footnotes 4, 5 and 11 Modified footnote 8 to include ramp time and wait time Removed MAX value for VDR on Data Retention Characteristics table Changed ordering code for Pb-free parts Modified voltage limits in Maximum Ratings section
*D	236628	See ECN	SYT/AJU	Added 45-ns and 70-ns Speed Bins Added Automotive product information
*E	257349	See ECN	PCI	Added test condition for 45 ns part (footnote #13 on page 4)
*F	372074	See ECN	SYT	Added Pb-Free Automotive Part in the Ordering Information Removed 'Preliminary' tag from Automotive Information
*G	433838	See ECN	ZSD	Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Updated the thermal resistance table Updated the ordering information table and changed the package name column to package diagram
*H	488954	See ECN	VKN	Added Automotive-A product Updated ordering Information table
*	2897932	03/23/2010	VKN	Removed 45ns speed bin Removed Auto-A/Auto-E information Removed 48-Pin TSOP I information Updated ordering Information table Updated package diagrams.