



INSULATED GATE BIPOLAR TRANSISTOR

$$V_{CES} = 1200V$$

$$I_{C(Nominal)} = 110A$$

$$T_{J(max)} = 175^{\circ}C$$

$$V_{CE(on)} typ = 1.7V @ I_{C} = 110A$$

n-channel

Applications

- **Industrial Motor Drives**
- **UPS**
- **HEV Inverter**
- Welding

G	С	E
Gate	Collector	Emitter

Features	→ Benefits
Low V _{CE(on)} Trench IGBT Technology	High Efficiency in a Wide Range of Applications
Low Switching Losses	Suitable for a Wide Range of Switching Frequencies
Very Soft Turn-off Characteristics	Reduced EMI and Overvoltage in Motor Drive Applications
10μs Short Circuit SOA	Decreed Transitat Defendance for bosons and Deliability
Square RBSOA	Rugged Transient Performance for Increased Reliability
Tight Parameter Distribution	E # 40 40
Positive V _{CE(on)} Temperature Coefficient	Excellent Current Sharing in Parallel Operation
Tj(max) = 175°C	Increased Reliability

Page next number	Dookogo Typo	Standa	rd Pack	Ordereble next number
Base part number	Package Type	Form	Quantity	Orderable part number
IRG8CH106K10F	Die on Film	Wafer	1	IRG8CH106K10F

Mechanical Parameter

Die Size	7.5 x 14.1	mm ²		
Minimum Street Width	95	μm		
Emitter Pad Size	See Die Drawing			
Gate Pad Size	1.2 x 1.2	mm ²		
Area Total / Active	106 / 75			
Thickness	140	μm		
Wafer Size	200	mm		
Notch Position	0	Degrees		
Maximum-Possible Chips per Wafer	245 pcs.			
Passivation Front side	Silicon Nitride, Polyimide			
Front Metal	Al, Si (5.6μm)			
Backside Metal	Al, Ti , Ni, Ag			
Die Bond	Electrically conductive epoxy or solder			
Reject Ink Dot Size	0.25 mm diameter minimum			



Maximum Ratings

	Parameter	Max.	Units
V_{CE}	Collector-Emitter Voltage, T _J =25°C	1200	V
I _C	DC Collector Current	①	Α
I _{LM}	Clamped Inductive Load Current ②	330	Α
V_{GE}	Gate Emitter Voltage	± 30	V
T_J , T_{STG}	Operating Junction and Storage Temperature	-40 to +175	°C

Static Characteristics (Tested on wafers) @ T_J=25°C

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)CES}$	Collector-to-Emitter Breakdown Voltage	1200				V _{GE} = 0V, I _C = 250μA ③
$V_{CE(sat)}$	Collector-to-Emitter Saturated Voltage			2.0	V	$V_{GE} = 15V, I_{C} = 110A, T_{J} = 25^{\circ}C$ ④
$V_{GE(th)}$	Gate-Emitter Threshold Voltage	5.0		6.5		$I_C = 4.0 \text{mA}$, $V_{GE} = V_{CE}$
I _{CES}	Zero Gate Voltage Collector Current		1.0	35	μΑ	V _{CE} = 1200V, V _{GE} = 0V
I_{GES}	Gate Emitter Leakage Current			±600	nA	$V_{CE} = 0V, V_{GE} = \pm 30V$
R _{G INTERNAL}	Internal Gate Resistance	1.6	2.0	2.4	Ω	

Electrical Characteristics (Not subject to production test- Verified by design/characterization)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{CE(sat)}	Collector-to-Emitter Saturated Voltage		1.7		.,	V _{GE} = 15V, I _C = 110A , T _J = 25°C ⑤
			2.1		V	V _{GE} = 15V, I _C = 110A , T _J = 175°C\$
SCSOA	Short Circuit Safe Operating Area	10				V _{GE} = 15V, V _{CC} = 600V
					μσ	V _P ≤ 1200V,T _J = 150°C
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE			$T_J = 175^{\circ}C, I_C = 330A$	
					V _{CC} = 960V, Vp ≤1200V	
					V_{GE} = +20V to 0V	
C _{iss}	Input Capacitance		11550			$V_{GE} = 0V$
C _{oss}	Output Capacitance		450		pF	V _{CE} = 30V
C _{rss}	Reverse Transfer Capacitance	 340 			f = 1.0MHz	
Q_g	Total Gate Charge (turn-on)	_	700	_		I _C = 110A ⑤
Q_{ge}	Gate-to-Emitter Charge (turn-on)		40	_	nC	V _{GE} = 15V
Q_{gc}	Gate-to-Collector Charge (turn-on)		410	_	1	V _{CC} = 600V

Switching Characteristics (Inductive Load-Not subject to production test-Verified by design/characterization)


	Parameter	Min.	Тур.	Max.	Units	Conditions ©
t _{d(on)}	Turn-On delay time	_	80	_		I _C = 110A, V _{CC} = 600V
t _r	Rise time	_	30	_		$R_G = 1.0\Omega, V_{GE} = 15V$
$t_{d(off)}$	Turn-Off delay time	_	380	_		$T_J = 25^{\circ}C$
t _f	Fall time	_	110	_	no	
$t_{d(on)}$	Turn-On delay time	_	80	_	ns	I _C = 110A, V _{CC} = 600V
t _r	Rise time	_	30	_		$R_G = 1.0\Omega, V_{GE} = 15V$
$t_{d(off)}$	Turn-Off delay time	_	470	_		T _J = 150°C
t _f	Fall time		310	_		

Notes:

- 1 The current in the application is limited by T_{JMax} and the thermal properties of the assembly.
- ② $V_{CC} = 80\% (V_{CES}), V_{GE} = 20V.$
- $\ \ \,$ Refer to AN-1086 for guidelines for measuring $V_{(BR)CES}$ safely.
- Actual test limits take into account additional losses in the measurement setup.
- ⑤ Pulse width $\leq 400\mu s$; duty cycle $\leq 2\%$.
- © Values influenced by parasitic L and C in measurement.



Die Drawing



NOTES:

- 1. ALL DIMENSIONS ARE SHOWN IN MICRO-METER
- 2. CONTROLLING DIMENSION: MICRO-METER
- 3. DIE WIDTH AND LENGTH TOLERANCE: -50µm
- 4. DIE THICKNESS = 140 MICRO-METER



Additional Testing and Screening

For Customers requiring product supplied as Known Good Die (KGD) or requiring specific die level testing, please contact your local IR Sales

Shipping

Sawn Wafer on Film. Please contact your local IR sales office for non-standard shipping options

Handling

- Product must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Product must be handled only in a class 10,000 or better-designated clean room environment.
- Singulated die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

Wafer/Die Storage

- Proper storage conditions are necessary to prevent product contamination and/or degradation after shipment.
- Note: To reduce the risk of contamination or degradation, it is recommended that product not being used in the
 assembly process be returned to their original containers and resealed with a vacuum seal process.
- Sawn wafers on a film frame are intended for immediate use and have a limited shelf life.

Further Information

For further information please contact your local IR Sales office.

Revision History

Date	Comments
06/04/2015	Updated IFX logo on page 1 & 4.



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit http://www.irf.com/whoto-call/