

Two new features added with this family of products are the ability to externally tune the voltage control loop and frequency synchronization. Other features include remote on/off, adjustable output voltage, over current and over temperature protection, power good and output voltage sequencing.

The Tunable Loop™, allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.



Key Features & Benefits

- Wide Input Voltage Range
- Fixed Switching Frequency
- Power Good Signal
- Remote Sense
- Remote On/Off
- Ability to Sink and Source Current
- Cost Efficient Open Frame Design
- Over Temperature Protection
- Output Over Current Protection
- Tunable Loop[™] (a Registered Trademark of Lineage Power Systems) to Optimize Dynamic Output Voltage Response
- Flexible Output Voltage Sequencing
- Fixed Switching Frequency & Ability to Synchronize with External Clock
- Class II, Category 2, Non-Isolated DC-DC Converter (refer to IPC-9592B)
- Certificated to UL/CSA 62368-1





Applications

- Distributed Power Architectures
- Intermediate Bus Voltage Applications
- Telecommunications Equipment
- Servers and Storage Applications
- Networking Equipment
- Industrial Equipment



1. MODEL SELECTION

| MODEL NUMBER ACTIVE HIGH | MODEL NUMBER ACTIVE LOW | OUTPUT VOLTAGE | INPUT VOLTAGE | MAX. OUTPUT CURRENT | TYPICAL EFFICIENCY |
|--------------------------------|-------------------------------|-------------------|------------------|------------------------|-----------------------|
| SLIN-12E1A0G | SLIN-12E1ALG | 0.69 - 5.5 VDC | 4.5 - 14 VDC | 12 A | 94.3% |
| SLIN-12E1A0R | SLIN-12E1ALR | 0.69 - 5.5 VDC | 4.5 - 14 VDG | 12 A | 94.3% |

PART NUMBER EXPLANATION

| S | LIN | - 12 | E | 1A | x | у |
|---------------|-------------|-------------------|------------------------|-------------------|-----------------|---------------------------|
| Mounting Type | Series Code | Output Current | Input Voltage Range | Sequencing or not | Active Logic | Package Type |
| Surface Mount | SLIN Series | 10.4 | 4.5 – 14 V | with | L – Active Low | G - Tray Package |
| Surface Mount | SLIN Series | 12 A | 4.5 – 14 V | Sequencing | 0 - Active High | R - Tape and Reel Package |

2. ABSOLUTE MAXIMUM RATINGS

| PARAMETER | DESCRIPTION | MIN | TYP | MAX | UNITS |
|--------------------------|-------------|------|-----|-----------------|-------|
| Continuous Input Voltage | | -0.3 | - | 15 | V |
| Voltage on SEQ terminal | | -0.3 | - | V_{IN} | V |
| Voltage on SYNC terminal | | -0.3 | - | 12 | V |
| Voltage on PG terminal | | -0.3 | - | 6 | V |
| Ambient Temperature | | -40 | - | 85 | °C |
| Storage Temperature | | -55 | - | 125 | °C |
| Altitude | | - | - | 2000 | m |

NOTE: Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.



3. INPUT SPECIFICATIONS

All specifications are typical at 25°C unless otherwise stated.

| PARAMETER | DESCRIPTION | MIN | TYP | MAX | UNIT |
|---|---|-----|------|------|--------|
| Operating Input Voltage | | 4.5 | - | 14 | V |
| Input Current (full load) | V _{IN} = 4.5 V to 14 V | - | - | 11.5 | Α |
| Input Current (no load) | $Vo = 0.69 \; V, \; V_{IN} \! = 10 \; V, \; I_O \! = 0, \; module \; enabled$ | - | 26 | - | mA |
| input Current (no load) | $Vo=3.3\ V,\ V_{IN}\!=12\ V,\ I_O\!=0,$ module enabled | - | 60 | - | mA |
| Input Stand-by Current | V _{IN} = 12 V, module disabled | - | 1.2 | - | mA |
| Input Reflected Ripple Current (pk-pk) | 5 Hz to 20 MHz, 1 μ H source impedance; $V_{IN} = 0$ to 14 V, Io = Io,max | - | 70 | - | mA |
| I ² t Inrush Current Transient | | - | - | 1 | A^2s |
| Input Ripple Rejection (120 Hz) | | - | 45 | - | dB |
| Turn-on Threshold | | - | 4.45 | - | V |
| Turn-off Threshold | | - | 4.2 | - | V |
| Hysteresis | | - | 0.25 | - | V |

CAUTION: This converter is not internally fused. An input line fuse must be used in application.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to an integrated part of sophisticated power architecture. To preserve maximum flexibility, internal fusing is not included; however, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a fast-acting fuse with a maximum rating of 15 A. Based on the information provided in this data sheet on inrush energy and maximum DC input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's data sheet for further information.



4. OUTPUT SPECIFICATIONS

All specifications are typical at nominal input, full load at 25°C unless otherwise stated.

| Output Voltage Set Point with 0.5% tolerance for external resistor on the position voltage or the position of the po | PARAMETER | | DESCRIPTION | MIN | TYP | MAX | UNIT |
|--|--|------------------|--|--------|--------|------|---------|
| Output Voltage resistive load, and temperature conditions until end of life 2.5 - +2.5 %Vo, set with life of life Adjustment Range Selected by an external resistor 0.69 - 5.5 V Remote Sense Range - - - - 10 MV Load Regulation Vo ≥ 2.5V V Vo ≥ 2.5V In = Io, min to Io, max - - - 0.4 %Vo, set my Line Regulation √o ≥ 2.5V V Vo ≥ 2.5V V _N = V _{IN, min} to V _{N, max} - - - 0.4 %Vo, set my Temperature Regulation (-40°C to +85°C) V0 < 2.5 V, Tref = Ta, min to TA, max | Output Voltage Set Point | | | -1.5 | - | +1.5 | %Vo,set |
| Remote Sense Range | Output Voltage | | resistive load, and temperature conditions | -2.5 | - | +2.5 | %Vo,set |
| Load Regulation Vo ≥ 2.5V Vo < 2.5V Io = Io, min to Io, max - - - 10 mV mV Line Regulation Vo ≥ 2.5V Vo < 2.5V | Adjustment Range | | Selected by an external resistor | 0.69 | - | 5.5 | V |
| Line Regulation Vo < 2.5V Vol = 0,min to 10, max - - 5 mV Line Regulation Vo < 2.5V | Remote Sense Range | | | - | - | 0.5 | V |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Load Regulation | | Io = Io, min to Io, max | - | - - | | |
| Ripple and Noise (Pk-Pk) 5 Hz to 20 MHz BW, Vin = Vin, nom and log log log, min to log, max Co = 0.1 µF // 10 µF - 65 80 mV Ripple and Noise (RMS) log log, min to log, max Co = 0.1 µF // 10 µF - 23 28 mV Output Current Range 0 - 12 A Output Short-Circuit Current Lourer Vo ≤ 250 mV, Hiccup Mode - 2 - A Output Short-Circuit Current Lourer ESR ≥ 1 mΩ Without the Tunable Loop TM 0 - 100 µF Case 1: 0.15 mΩ With the Tunable Loop TM 0 - 100 µF ESR ≥ 10 mΩ With the Tunable Loop TM 0 - 100 µF Case 1: 0.n/Off input is enabled and then input power is applied (delay from instant at which Von/Off is a paplied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled (delay from instant at which Von/Off is enabled (delay from instant at which Von/Off is enabled until Vo = 10% of Vo, set) 2 2 - ms Output Voltage Rise Time Time for Vo to rise from 10% of Vo, set to 90% of Vo, set Vin = Vin, min to Vin, max, Vin, min to | Line Regulation | | $V_{IN} = V_{IN, \; min} \; to \; V_{IN, \; max}$ | - - | - | | |
| Ripple and Noise (RMS) ceramic capacitors) | Temperature Regulation | (-40°C to +85°C) | $V0 < 2.5 \ V, Tref = T_A, \mbox{min} \ to \ T_A . \mbox{max}$ | - | - | 0.5 | %Vo,set |
| Ripple and Noise (RMS) | Ripple and Noise (Pk-Pk) | | | - | 65 | 80 | mV |
| Output DC Current Limit | Ripple and Noise (RMS) | | | - | 23 | 28 | mV |
| Output Short-Circuit Current Vo ≤ 250 mV, Hiccup Mode - 2 - A Output Capacitance ESR ≥ 1 mΩ (ESR ≥ 0.15 mΩ) Without the Tunable Loop™ (With the Tunable Loop™ (With the Tunable Loop™ (Dear 1000)) 0 - 1000 μF (Dear 1000) μF (Dear 10000) μF (Dear 1000) μF (Dear 1000) | Output Current Range | | | 0 | - | 12 | Α |
| Output Capacitance ESR ≥ 1 mΩ ESR ≥ 0.15 mΩ ESR ≥ 0.15 mΩ With out the Tunable Loop TM 0 - 1000 μF ESR ≥ 10 mΩ With the Tunable Loop TM 0 - 1000 μF ESR ≥ 10 mΩ With the Tunable Loop TM 0 - 5000 μF Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN, min}$ until $V_{IN, min}$ | Output DC Current Limit | | Hiccup Mode | - | 150 | - | %lo,max |
| | Output Short-Circuit Curr | rent | Vo ≤ 250 mV, Hiccup Mode | - | 2 | - | Α |
| $ \begin{array}{c} \text{input power is applied (delay from instant at which V_{IN} = $V_{\text{IN}, \min}$ until $Vo = 10\%$ of $Vo, \text{ set}$} & -2 & 2 & -2 & \text{ms} \\ \hline \text{Turn-On Delay Time} & & & & & & & & & & & & & & & & & & &$ | Output Capacitance | ESR ≥ 0.15 mΩ | With the Tunable $Loop^TM$ | 0 | - | 1000 | μF |
| Output Voltage Rise Time Output Voltage Rise Time Time for Vo to rise from 10% of Vo, set to 90% of Vo, set Vin = Vin, nom, Ta = 25°C, with a 1 μ F ceramic capacitor. Output Voltage Rise Time Output Voltage Overshoot Time for Vo to rise from 10% of Vo, set to 90% of Vo, set Vin, min to Vin, max, Vin = Vin, vin = Vin, vin = Vin, vin, vin, vin, vin, vin, vin, vin, v | | | input power is applied (delay from instant at | - | 2 | - | ms |
| Output Voltage Rise Time $\begin{array}{c} 90\% \text{ of Vo, set} \\ Vin = Vin, \min \text{ to Vin, max,} \\ lo = lo, \min \text{ to lo, max, With or without} \\ maximum external capacitance \\ \\ \hline \textbf{Dynamic Load Response} \\ \hline \Delta V 50\% \sim 100\% \text{ of Max Load} \\ \hline \text{Overshoot} \\ \hline \text{Settling Time} \\ \Delta V 100\% \sim 50\% \text{ of Max Load} \\ \hline \text{Overshoot} \\ \hline \text{Overshoot}$ | Turn-On Delay Time | | one second and then the On/Off input is enabled (delay from instant at which Von/Off | - | 2 | - | ms |
| Output Voltage Overshoot lo = lo, min to lo, max, With or without maximum external capacitance | Output Voltage Rise Time |) | 90% of Vo, set | - | 5 | - | ms |
| | Output Voltage Overshoo | ot | lo = lo, min to lo, max, With or without | - | - | 3 | %Vo,set |
| Overshoot | Dynamic Load Respons | ie . | | | | | |
| Settling Time | △V 50%~100% of Max L | .oad | | | | | |
| with a 1 μ F ceramic capacitor and a 10 μ F ceramic capacitor. Overshoot with a 1 μ F ceramic capacitor and a 10 μ F ceramic capacitor. - 400 - mV | | | didt 1 A/va Vin Vin nom To 2500 | - | | - | |
| Overshoot - 400 - mV | , and the second | oad | with a 1 μF ceramic capacitor and a 10 μF | - | 50 | - | μs |
| Settling Time - 50 - μs | Overshoot | | • | - | 400 | - | mV |
| | Settling Time | | | - | 50 | - | μs |

Notes:

- Some output voltages may not be possible depending on the input voltage.
 External capacitors may require using the new Tunable LoopTM feature to ensure that the module is stable as well as getting the best transient response (See the Tunable Loop™ section for details).
- 3. Unless otherwise indicated, specifications apply over entire operating input voltage range, resistive load, and temperature conditions.



5. GENERAL SPECIFICATIONS

| PARAMETER | | DESCRIPTION | MIN | TYP | MAX | UNIT |
|--|---|--|-----------|--|-------------|---------|
| Efficiency | Vo = 0.69 V Vo = 1.2 V Vo = 1.8 V Vo = 2.5 V Vo = 3.3 V Vo = 5.0 V | Vin = 12 VDC, Ta = 25°C lo = lo, max, Vo = Vo,set (for Vo = 0.69 V, Vin = 10 VDC) | - | 76.0 83.0 87.6 90.2 92.2 94.3 | - | % |
| Switching Frequency | | | - | 500 | - | kHz |
| Over Temperature Protect | ction | | - | 133 | - | °C |
| Sequencing Delay Time | | Delay from V_{IN} , min to application of voltage on SEQ pin | 10 | - | - | ms |
| Tracking Accuracy | Power-Up: 0.5 V/ms | $V_{\text{in, min}}$ to $V_{\text{in, max}};$ $I_{\text{o, min}}$ to $I_{\text{o, max}},$ V_{seq} | - | - | 100 | mV |
| | Power-Down: 0.5 V/ms | < V _o | - | - | 150 | mV |
| PGOOD (Power Good) Output Voltage Lir Pulldown resistand | | Signal Interface Open Drain, Vsupply ≤ 6 VDC | 89.1 - | - 7 | 110.8 50 | %Vo,set |
| Weight | | | - | 3.68 | - | g |
| MTBF | | Calculated Per Telcordia Issue 2 Method 1 Case 3 (Io = 0.8 Io, max, Ta = 40°C) | - | 16,250,892 | - | hours |
| Dimensions (L \times W \times H) | | | 0 | .80 x 0.45 x 0.3 | 34 | inch |
| Difficusions (L x W x H) | | | 20 | 0.32 x 11.43 x 8 | .50 | mm |
| Frequency Synchroniza | ntion | | | | | |
| Synchronization Frequen | cy Range | | 520 | - | 600 | kHz |
| High-Level Input Voltage | | | 2.5 | - | - | V |
| Low-Level Input Voltage | | | - | - | 0.8 | ٧ |
| Input Current, SYNC | | | - | - | 1 | mA |
| Minimum Pulse Width, S' | YNC | | 250 | - | - | ns |
| Minimum Setup/Hold Tim | ne, SYNC | | 250 | - | - | ns |
| | | | | | | |

Note: Unless otherwise indicated, specifications apply over entire operating input voltage range, resistive load, and temperature conditions.



6. EFFICIENCY DATA

100

95

85

80


75

70

0

2

EFFICIENCY, η (%))








Figure 1. Vo = 0.69 V





Vin=12V



10







6

OUTPUT CURRENT, Io (A)




Figure 4. Vo = 2.5 V




Figure 5. Vo = 3.3 V

Figure 6. Vo = 5.0 V



7. THERMAL DERATING CURVE




Figure 11. Vo = 3.3 V

Figure 12. Vo = 5.0 V



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941 North America +1 866 513 2839

8. RIPPLE AND NOISE WAVEFORMS




Figure 13. Vin = 12 V, Vo = 0.69 V, Io = Io,max




Figure 15. Vin = 12 V, Vo = 1.8 V, Io = Io, max





Figure 17. Vin = 12 V, Vo = 3.3 V, Io = Io,max




OUTPUT VOLTAGE Vo (V) (20mV/div)

OUTPUT VOLTAGE Vo (V) (20mV/div)

OUTPUT VOLTAGE Vo (V) (20mV/div)


TIME, t (1µs/div)

Figure 14. Vin = 12 V, Vo = 1.2 V, Io = Io,max



TIME, t (1µs/div)

Figure 16. Vin = 12 V, Vo = 2.5 V, Io = Io,max




TIME, t (1µs/div)

Figure 18. Vin = 12 V, Vo = 5.0 V, Io = Io,max




9. TRANSIENT RESPONSE WAVEFORMS




TIME, t (100µs /div)

Figure 19. Transient Response to Dynamic Load Change from 0% to 50% to 0%, Vo = 0.69 V



TIME, t (100µs /div)

Figure 21. Transient Response to Dynamic Load Change from 0% to 50% to 0%, Vo = 1.8 V



TIME, t (100μs /div)

Figure 23. Transient Response to Dynamic Load Change from 0% to 50% to 0%, Vo = 3.3 V




TIME, t ($100\mu s / div$)

Figure 20. Transient Response to Dynamic Load Change from 0% to 50% to 0%, Vo = 1.2 V



TIME, t (100µs /div)

Figure 22. Transient Response to Dynamic Load Change from 0% to 50% to 0%., Vo = 2.5 V



TIME, t (100µs /div)

Figure 24. Transient Response to Dynamic Load Change from 0% to 50% to 0%, Vo = 5.0 V



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941 North America +1 866 513 2839

10. STARTUP TIME




Figure 25. Start-up Using On/Off Voltage (lo = lo,max), Vo = 0.69 V




Figure 27. Start-up Using On/Off Voltage (lo = lo, max), Vo = 1.8 V




Figure 29. Start-up Using On/Off Voltage (lo = lo, max), Vo = 3.3 V




Figure 26. Start-up Using On/Off Voltage (Io = Io,max), Vo = 1.2 V




Figure 28. Start-up Using On/Off Voltage (lo = lo,max), Vo = 2.5 V





Figure 30. Start-up Using On/Off Voltage (lo = lo,max), Vo = 5.0 V









Figure 31. Start-up Using Input Voltage (VIN = 10 V, Io = Io,max), . Vo = 0.69 V

Figure 32. Start-up Using Input Voltage (VIN = 12 V, Io = Io,max), . Vo = 1.2 V







Figure 33. Start-up Using Input Voltage (VIN = 12 V, Io = Io,max), Vo = 1.8 V

Figure 34. Start-up Using Input Voltage (VIN = 12 V, Io = Io,max), Vo = 2.5 V







Figure 35. Start-up Using Input Voltage (VIN = 12 V, Io = Io,max), Vo = 3.3 V

Figure 36. Start-up Using Input Voltage (VIN = 12 V, Io = Io,max), Vo = 5.0 V



11. TEST CONFIGURATIONS


Input Reflected Ripple Current Test Setup.



NOTE: Measure input reflected ripple current with a simulated source inductance (L_{TEST}) of $1\mu\text{H}$. Capacitor C_{S} offsets possible battery impedance. Measure current as shown above.

Figure 37.

Output Ripple and Noise Test Setup




NOTE: All voltage measurements to be taken at the module terminals, as shown above. If sockets are used then Kelvin connections are required at the module terminals to avoid measurement errors due to socket contact resistance.

Figure 38.



Output Voltage and Efficiency Test Setup



NOTE: All voltage measurements to be taken at the module terminals, as shown above. If sockets are used then Kelvin connections are required at the module terminals to avoid measurement errors due to socket contact resistance.

Figure 39.

Efficiency
$$\eta = \frac{V_0. I_0}{V_0. I_0} \times 100 \%$$

12. INPUT FILTERING

The SLIN-12E1Ax should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. Input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. The figure below shows the input ripple voltage for various output voltages at 12 A of load current with 1x22 µF or 2x22 µF ceramic capacitors and an input of 12 V.




Figure 40.

Note: Input ripple voltage for various output voltages with 1x22 µF or 2x22 µF ceramic capacitors at the input (12 A load). Input voltage is 12 V.



13. OUTPUT FILTERING

The SLIN-12E1Ax modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 10 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for several reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. The figure provides output ripple information for different external capacitance values at various Vo and for a load current of 12 A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable LoopTM feature described later in this data sheet.




Figure 41.

Note: Output ripple voltage for various output voltages with external 1x10 μ F, 1x47 μ F, 2x47 μ F or 4x47 μ F ceramic capacitors at the output (12 A load). Input voltage is 12 V.

14. SAFETY CONSIDERATIONS

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL/CSA 62368-1.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fast-acting fuse with a maximum rating of 15 A in the positive input lead.



15. REMOTE ON/OFF

| PARAMETER | | DESCRIPTION | MIN | TYP | MAX | UNIT |
|------------------------|----------------|--------------------------------------|-------|-----|---------|------|
| Signal Low (Unit On) | Active Low | The remete on/off pin open. Unit on | 0 | - | 1 | V |
| Signal High (Unit Off) | Active Low | The remote on/off pin open, Unit on. | 2.0 | - | Vin,max | V |
| Signal Low (Unit Off) | A ativa I limb | The remote on/off pin open, Unit on. | - | - | 3.5 | V |
| Signal High (Unit On) | Active High | | Vin-1 | - | Vin,max | V |

The SLIN-12E1Ax modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, the module turns OFF during logic High and ON during logic Low. The On/Off signal is always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in the figure below. When the external transistor Q1 is in the OFF state, the internal PWM Enable signal is pulled high through an internal 24.9 k Ω resistor and the external pullup resistor and the module is ON. When transistor Q1 is turned ON, the On/Off pin is pulled low and the module is OFF. A suggested value for Rpullup is 20 k Ω .




Figure 42. Circuit configuration for using positive On/Off logic

For negative logic On/Off modules, the circuit configuration is shown below. The On/Off pin should be pulled high with an external pullup resistor (suggested value for the 4.5 V to 14 V input range is $20 \text{ k}\Omega$). When transistor Q1 is in the OFF state, the On/Off pin is pulled high, internal transistor Q2 is turned ON and the module is OFF. To turn the module ON, Q1 is turned ON pulling the On/Off pin low, turning transistor Q2 OFF resulting in the PWM Enable pin going high and the module turning ON.




Figure 43. Circuit configuration for using negative On/Off logic



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

North America +1 866 513 2839

16. OVER CURRENT PROTECTION

To provide protection in a fault (output overload) condition, the unit is equipped with internal current limiting circuitry and can endure current limiting continuously. At the point of current limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

17. OVER TEMPERATURE PROTECTION

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the over temperature threshold of 133°C is exceeded at the thermal reference point Tref. The thermal shutdown is not intended as a guarantee that the unit will survive temperatures beyond its rating. Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

18. INPUT UNDER-VOLTAGE LOCKOUT

At input voltages below the input under voltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the under-voltage lockout turn-on threshold.

19. OUTPUT VOLTAGE PROGRAMMING

The output voltage of the SLIN-12E1Ax modules can be programmed to any voltage from 0.69 VDC to 5.5 VDC by connecting a resistor between the Trim and GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown below. The Limit curve shows that for output voltages of 0.9 V and lower, the input voltage must be lower than the maximum of 14 V. The Lower Limit curve shows that for output voltages of 3.3 V and higher, the input voltage needs to be larger than the minimum of 4.5 V.




Figure 44. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



20. OUTPUT TRIM EQUATIONS

Without an external resistor between Trim and GND pins, the output of the module will be 0.69 VDC. To calculate the value of the trim resistor, Rtrim for a desired output voltage, use the following equation:

$$Rtrim = \left[\frac{6.9}{(Vo - 0.69)}\right] k\Omega$$

Rtrim is the external resistor in $K\Omega$ Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

| VO, set (V) | Rtrim (KΩ) |
|-------------|------------|
| 0.7 | 690 |
| 1.0 | 22.26 |
| 1.2 | 13.53 |
| 1.5 | 8.519 |
| 1.8 | 6.216 |
| 2.5 | 3.812 |
| 3.3 | 2.644 |
| 5.0 | 1.601 |

Table 1.

By using a $\pm 0.5\%$ tolerance trim resistor with a TC of ± 100 ppm, a set point tolerance of $\pm 1.5\%$ can be achieved as specified in the electrical specification.

21. REMOTE SENSE

The SLIN-12E1Ax power modules have a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the VS+ and VS- pins. The voltage between the VS- and GND pins of the module must not drop below -0.2 V. If Remote Sense is being used, the voltage between VS+ and VS- cannot be more than 0.5 V larger than the voltage between VOUT and GND. Note that the output voltage of the module cannot exceed the specified maximum value. When the Remote Sense feature is not being used, connect the VS+ pin to the VOUT pin and the VS- pin to the GND pin.




Figure 45. Circuit configuration for programming output voltage using an external resistor



Asia-Pacific +86 755 298 85888 **Europe, Middle East** +353 61 49 8941

North America +1 866 513 2839

22. STRATUP INTO PRE-BIASED OUTPUT

The SLIN-12E1Ax modules can start into a pre-biased output as long as the pre-bias voltage is 0.5 V less than the set output voltage. Note that pre-bias operation is not supported when output voltage sequencing is used.

23. VOLTAGE MARGINING

Output voltage margining can be implemented in the SLIN-12E1Ax modules by connecting a resistor, Rmargin-up, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, Rmargin-down, from the Trim pin to output pin for margining-down.




Figure 46. Circuit Configuration for margining Output voltage

24. MONOTONIC START-UP AND SHUTDOWN

The SLIN-12E1Ax modules have monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

25. OUTPUT VOLTAGE SEQUENCING

The SLIN-12E1Ax modules include a sequencing feature that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, either tie the SEQ pin to VIN or leave it unconnected.

When an analog voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The final value of the SEQ voltage must be set higher than the set-point voltage of the module. The output voltage follows the voltage on the SEQ pin on a one-to-one volt basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

For proper voltage sequencing, first, input voltage is applied to the module. The On/Off pin of the module is left unconnected (or tied to GND for negative logic modules or tied to VIN for positive logic modules) so that the module is ON by default.

After applying input voltage to the module, a minimum 10msec delay is required before applying voltage on the SEQ pin. During this time, a voltage of 50 mV (± 20 mV) is maintained on the SEQ pin.



This can be done by applying the sequencing voltage through a resistor R1connected in series with the SEQ pin. This delay gives the module enough time to complete its internal power-up soft-start cycle. During the delay time, the SEQ pin should be held close to ground (nominally $50\text{mV} \pm 20\text{ mV}$). This is required to keep the internal op-amp out of saturation thus preventing output overshoot during the start of the sequencing ramp. By selecting resistor R1 according to the following equation:

$$R1 = \frac{24950}{V_{I\!N} - 0.05} \ \, {\rm Ohms}$$

The voltage at the sequencing pin will be 50 mV when the sequencing signal is at zero.




Figure 47. Circuit showing connection of the sequencing signal to the SEQ pin

After the 10msec delay, an analog voltage is applied to the SEQ pin and the output voltage of the module will track this voltage on a one-to-one volt basis until the output reaches the set-point voltage. To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

When using the sequencing feature to control start-up of the module, pre-bias immunity during start-up is disabled. The pre-bias immunity feature of the module relies on the module being in the diode-mode during start-up. When using the sequencing feature, modules go through an internal set-up time of 10msec, and will be in synchronous rectification mode when the voltage at the SEQ pin is applied. This will result in the module sinking current if a pre-bias voltage is present at the output of the module. When pre-bias immunity during start-up is required, the sequencing feature must be disabled. For additional guidelines on using the sequencing feature please contact the Bel Power technical representative for additional information.

26. SYNCHRONIZATION

The SLIN-12E1Ax modules can be synchronized using an external signal. Details of the SYNC signal are provided in the Electrical Specifications table. If the synchronization function is not being used, leave the SYNC pin floating.

27. POWER GOOD

The SLIN-12E1Ax modules provide a Power Good (PGOOD) signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a low state if any condition such as over temperature, over current or loss of regulation occurs that would result in the output voltage going $\pm 11\%$ outside the set point value. The PGOOD terminal should be connected through a pull-up resistor (suggested value ± 100 k Ω) to a source of 6 VDC or less.



28. TUNABLE LOOP™

The SLIN-12E1Ax modules have a new feature that optimizes transient response of the module called Tunable Loop™.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable LoopTM allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable LoopTM is implemented by connecting a series R-C between the SENSE and TRIM pins of the module, as shown below. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure 48. Circuit diagram showing connection of R_{TUME} and C_{TUNE} to tune the control loop of the module

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Tables 2 and 3. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 940 μF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 6 A to 12 A step change (50% of full load), with an input voltage of 12 V.

| Со | 1x 47 μF | 2x 47 μF | 4x 4 μF | 10x 47 μF | 20x 47 μF |
|-------------------|----------|----------|---------|-----------|-----------|
| RTUNE | 470 Ω | 270 Ω | 150 Ω | 150 Ω | 150 Ω |
| C _{TUNE} | 1000 pF | 3300 pF | 4700 pF | 8200 pF | 12 nF |

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for Vin = 12 V and various external ceramic capacitor combinations.

| Vo | 5 V | 3.3 V | 2.5 V | 1.8 V | 1.2 V | 0.69 V |
|-------|----------|-----------------------------|------------------------------|------------------------------|-------------------------------|--------------------------------|
| Со | 4x 47 μF | 1x 47μF + 330 μF Polymer | 2x 47 μF + 330 μF Polymer | 6x 47 μF + 330 μF Polymer | 6x 47 μF+ 2x330 μF Polymer | 4x 47 μF+ 6x 330 μF Polymer |
| RTUNE | 270 Ω | 220 Ω | 220 Ω | 220 Ω | 150 Ω | 150 Ω |
| CTUNE | 3300 pF | 4700 pF | 6800 pF | 18 nF | 33 nF | 100 nF |
| ΔV | 91 mV | 60 mV | 47 mV | 35 mV | 23 mV | 12 mV |

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of \leq 2% of Vout for a 6 A step load with Vin = 12 V



29. THERMAL CONSIDERATIONS

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown below.




Figure 49. Thermal Test Setup

The preferred airflow direction and the thermal reference points, Tref, used in the specifications are also shown below. For reliable operation the temperatures at these points should not exceed 125 °C. The output power of the module should not exceed the rated power of the module (Vo,set x lo,max). The derating data applies to airflow in either direction of the module's short axis.




Figure 50. Preferred airflow direction and location of hot spot of the module (Tref).



30. EXAMPLE APPLICATION CIRCUIT

Requirements:

Vin: 12 V Vout: 1.8 V

lout: 9.0 A max., worst case load transient is from 6 A to 9 A Δ Vout: 1.5% of Vout (27 mV) for worst case load transient

Vin, ripple 1.5% of Vin (180 mV, p-p)




Figure 51.

CI1 22 μ F/16 V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)

Cl2 $100 \mu F/16 \text{ V}$ bulk electrolytic

CO1 6 x 47μF/6.3 V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)

CO2 330 µF/6.3 V Polymer (e.g. Sanyo, Poscap)

Ctune 15 nF ceramic capacitor (can be 1206, 0805 or 0603 size) Rtune 150 Ω SMT resistor (can be 1206, 0805 or 0603 size)

Rtrim 6.19 k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)



31. MECHANICAL DIMENSIONS OUTLINE




Figure 52. Outline

Dimensions are in millimeter [inch].

Tolerances: $x.x \pm 0.5$ mm [0.02 inch] [unless otherwise indicated] $x.xx \pm 0.25$ mm [0.010 inch]

Note: This module is recommended and compatible with Pb-Free Reflow Soldering and must be soldered using a reflow profile with a peak temperature of no more than 260 °C for less than 5 seconds.



RECOMMENDED PAD LAYOUT




Figure 53. Recommended pad layout


| PIN | FUNCTION | PIN | FUNCTION |
|-----|----------|-----|----------|
| 1 | ON/OFF | 6 | VOUT |
| 2 | VIN | 7 | VS+ |
| 3 | SEQ | 8 | VS- |
| 4 | GND | 9 | PG |
| 5 | TRIM | 10 | SYNC |



32. PACKAGING DETAILS

The SLIN-12E1Ax modules are supplied in tape & reel as standard.

All Dimensions are in millimeter [inch].






Figure 54.

Reel Dimensions:

Outside Dimensions: 330.2 mm [13.00 inch]
Inside Dimensions: 177.8 mm [7.00 inch]
Tape Width: 44.00 mm [1.732 inch]



Asia-Pacific +86 755 298 85888 Europe, Middle East +353 61 49 8941 North America +1 866 513 2839

33. SURFACE MOUNT INFORMATION

PICK AND PLACE

The SLIN-12E1Ax modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as part number and serial number.

NOZZLE RECOMMENDATIONS

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm

LEAD FREE SOLDERING

The SLIN-12E1Ax modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

PB-FREE REFLOW PROFILE

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package. The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in the figure below. Soldering outside of the recommended profile requires testing to verify results and performance.




Figure 55. Recommended linear reflow profile using Sn/Ag/Cu solder.

MSL RATING

The SLIN-12E1Ax modules have a MSL rating of 2A.



STORAGE AND HANDLING

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40°C, < 90% relative humidity.

POST SOLDER CLEANING AND DRYING CONSIDERATIONS

Post solder cleaning is usually the final circuit board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit board assembly.



34. REVISION HISTORY

| DATE | REVISION | CHANGES DETAIL | APPROVAL |
|------------|----------|---|-------------|
| 2009-06-01 | Α | First release | T. Bubriski |
| 2009-06-25 | В | Section "Surface Mount Information" added. | T. Bubriski |
| 2009-09-01 | С | Tunable Loop™ logo added. | T. Bubriski |
| 2009-10-08 | D | Updated Startup Time waveforms on page 10. | T. Bubriski |
| 2009-11-05 | E | Corrected I/P Reflected Ripple Current. | T. Bubriski |
| 2010-01-20 | F | Updated Remote ON/OFF section on page 14. | T. Bubriski |
| 2010-11-05 | G | Updated Thermal Derating Curves on page 6. | T. Bubriski |
| 2010-12-02 | Н | Updated Output Voltage Limit for PGOOD and MTBF on page 4 and Power Good section on page 19. | T. Bubriski |
| 2015-07-29 | ı | Update UL in features, update part Selection, part number explanation, absolute maximum ratings, MSL rating, add label in mechanical outline. | XF.Jiang |
| 2021-08-17 | AJ | Update to new form. Add object ID. Update safety certificate. | XF.Jiang |

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

