IR 3/16 Encode/Decode IC

Data Sheet



HSDL-7001-2500 pc, tape and reel HSDL-7001#100-100pc, 50/tube

Description


The HSDL-7001 modulates and demodulates electrical pulses from HSDL-1001 Infrared transceiver module and other IrDA-compliant transceivers. The HSDL-7001 can be used with a microcontroller/microprocessor that has a serial communication interface (UART). Prior to communication, the processor selects the transmission baud rate. Serial data is then transmitted or received at the prescribed data rate.

The HSDL-7001 consists of two state machines – the SIR (Serial InfraRed) Encode and SIR Decode blocks. It also contains a sequential block Clock Divide which synthesizes the required internal signal.

The HSDL-7001 can be placed into the Internal Clock Mode or External Clock Mode. An external crystal is needed for the Internal Clock Mode. In applications where the external 16XCLK signal is provided, a crystal is not needed.

There are two data transmission modes. Data can be transmitted and received in either a standard 3/16 modulation mode or a 1.63 µs pulse mode.

Schematic



Features

- Compliant with IrDA 1.0 physical layer specs
- Interfaces with IrDA 1.0 compliant IR transceivers
- Used in conjunction with standard 16550 UART
- Transmits/receives either 1.63 µs or 3/16 pulse mode
- Internal or external clock modes
- Programmable baud rate
- 2.7-5.5 V operation
- 16 pin SOIC package

Applications

- Interfaces with IR transceivers in:
 - Computer applications:

Notebook Computers Sub-notebooks Desktop PCs PDAs

Printers

Dongle or other RS-232 adapter


- Telecom applications:

Modems Fax Machines Pagers Phones

- Handheld data collection:

Industrial Medical Transportation

Pin Out



I/O Pinout List


Pin	Name	Туре	Function
1	16XCLK (SIXTNCK)	DIGIN	Positive edge triggered input clock that is set to 16 times the data transmission baud rate. The encode and decode schemes require this signal. The signal is usually tied to a UART's BAUDOUT signal. The 16XCLK may be provided by application circuitry if BAUDOUT is not available. This signal is required when the internal clock is not used.
2	/TXD	DIGIN	Negative edge triggered input signal that is normally tied to the SOUT signal of the UART (serial data to be transmitted). Data is modulated and output as IR_TXD.
3	RCV	DIGOUT	Output signal normally tied to SIN signal of a UART (received serial data). RCV is the demodulated output of IR_RVC.
4	A0	DIGIN	Clock Multiplex Sgnal
5	A1	DIGIN	Clock Multiplex Sgnal
6	A2	DIGIN	Gock Multiplex Sgnal
7	CLK_SEL	DIGIN	Used to activate either the Internal or External Clock. A high on this line activates the External clock (16XCLK) and a low activates the Internal clock. When the External clock is activated, the internal oscillator is put in POWERDOWN MODE.
8	GND		Chip Ground
9	/NRST	DIGIN	Active low signal used to reset the IrDA-SIRENCODE & DECODE state machine. This signal can be tied to POR (Power On Reset) or $V_{\mathbb{C}}$.
10	/IR_RCV	DIGIN	Input from SIRoptoelectronics. Input signal is a 3/16th or 1.6 µs pulse which is demodulated to generate RCV output signal.
11	IR_TXD	DIGOUT	This is the modulated TXD signal.
12	PULSEMOD	DIGIN (with pulldown)	A high level on this input puts the chip into the monoshot transmit mode. In this mode, when there is a negative transition on the TXD input, a rising edge on the internal transmit modulation state machine will activate a high pulse on IR_TXD for 6 crystal clock cycles. With a 3.6864 MHz crystal, this corresponds to 1.63 µs. This mode cannot be used in conjunction with the 16XCLK clock. It is meant to be used with the external crystal clock. By default, this input pin is pulled to GND.
13	POWERDN	DIGIN (with pulldown)	A high on this input puts only the internal oscillator cell (OSCII) in POWERDOWN MODE. The cell is normally not powered down.
14	OSCOUT	ANAOUT	Oscillator Output
15	OSCIN	ANAIN	Oscillator Input
16	V _{CC}		Power

Note: There are two methods of putting the internal oscillator cell in POWEPDOWN MODE. Whenever the CLKSEL Pin is asserted high (External clock selected) the oscillator cell is automatically put in powerdown mode, or whenever the POWEPDN Pin is asserted high.

Table 1. Selection of Internal Clock Rate from Crystal Oscillator

Selected Clock Rate (bps)	A2	A1	A0	Crystal Freq. Division
115200	0	0	0	Divided by 2
57600	0	0	1	Divided by 4
19200	0	1	0	Divided by 12
9600	0	1	1	Divided by 24
38400	1	0	0	Divided by 6
4800	1	0	1	Divided by 48
2400	1	1	0	Divided by 96
TEST PURPOSE	1	1	1	No division


Package Dimensions



- NOTES:
 1. DIMENSIONS A AND B ARE DATUMS
 AND T IS A DATUM SURFACE.
 2. DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 3. CONTROLLING DIMENSION: MILLIMETER.
 4. DIMENSION A AND B DO NOT INCLUDE
 MOLD PROTRUSION.
 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
 PER SIDE.

	MILLIM	ETERS	INCHES				
DIM.	MIN.	MAX.	MIN.	MAX.			
Α	9.80	10.00	0.386	0.393			
В	3.80	4.00	0.150	0.157			
С	1.35	1.75	0.054	0.068			
D	0.35	0.49	0.014	0.019			
F	0.40	1.25	0.016	0.049			
G	1.27	BSC	0.050	BSC			
J	0.19	0.25	0.008	0.009			
K	0.10	0.25	0.004	0.009			
М	0°	7°	0°	7°			
PR	5.80	6.20	0.229	0.244			
R	0.25	0.50	0.010	0.019			


Encoding Scheme



The encoding scheme relies on a clock being present, which is set to 16 times the data transmission baud rate (16XCLX). The encoder sends a pulse for every space or "0" that is sent on the TXD line. On a high to low transition of the TXD line, the generation of the pulse is delayed for

7 clock cycles of the 16XCLK before the pulse is set high for 3 clock cycles (or 3/16th of a bit time) and then subsequently pulled low. This generates a 3/16th bit time pulse centered around the bit of information ("0") that is being transmitted. For consecutive spaces, pulses with a 1 bit time delay are generated in series. If a logic 1 (mark) is sent then the encoder does not generate a pulse.

Decoding Scheme



The IrDA-SIR (Serial InfraRed) decoding modulation method can be thought of as a pulse stretching scheme.


Every high to low transition of the IR_RXD line signifies the arrival of a pulse. This pulse needs to be

stretched to accommodate 1 bit time (or 16 16XCLK cycles). Every pulse that is received is translated into a "0" or space on the PXD line equal to 1 bit time.

Note 1: The stretched pulse must be at least 3/4 of a bit time in duration to be correctly interpreted by a UART.

Note 2: It is recommended that TXD remains high when not transmitting. This ensures the LED is off and will not interfere with signal reception.

Monoshot Operation



The figure above illustrates the operation of the monoshot when the internal clock is set to divide by 2 mode, i.e., when A2=0, A1=0, and A0=0. A rising edge on the internal modulation state machine (IRTXD OUTPUT), will cause the output on the

IRTXD to go up for 6 crystal clock cycles. With a 3.6864 MHz clock, this corresponds to a pulse of 1.63 µs. The duration of this pulse is independent of the code A2, A1,A0 and is always 6 clock cycles of the crystal, corresponding to the monoshot operation.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	T _S	-65	+150	°C
Operating Temperature	TA	-40	+85	°C
Output Current	lo	-100	100	mA
Power Dissipation ^[1]	P _{MAX}		0.46	W
Input/Output Voltage[2]	W/V ₀	-0.5	V _{CC} + 0.5	V
Power Supply Voltage	Vcc	-0.5	7.0	V
Bectrostatic Protection	VESD		4000	V

Notes:

- 1. Maximum power dissipation is given for Rth = 140 C/W (SO 16 Plastic).
- 2. All pins are protected from damage to static discharge by internal diode clamps to $V_{\rm CC}$ and GND.

Switching Specifications

 $(V_{CC} = 2.7 \text{ to } 5.5 \text{ V}, T_A = -20 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Propagation Delay Time[1]	t _{pd}			80	ns	
Output Rise Time ^[2]	t _{rise}	3.7 10	7.25 16	11.6 24	ns	$V_{CC} = 5.5 \text{ V, CL} = 50 \text{ pF}$ $V_{CC} = 2.7 \text{ V, CL} = 50 \text{ pF}$
Output Fall Time ^[3]	t _{fall}	4.4 11	8.35 16	11.2 26	ns	$V_{CC} = 5.5 \text{ V, CL} = 50 \text{ pF}$ $V_{CC} = 2.7 \text{ V, CL} = 50 \text{ pF}$
Output Capacitance on Output Pads Used for Simulation	Соит			50	pF	

Notes:

- 1. Propagation Delay Time in the output buffer is the time taken from the input passing $V_{\infty}/2$ to the time of the output reaching $V_{\infty}/2$ with 50 pF as the output load
- 2. The Output Rise Time is the time taken for the outputs (RCV, IR_TXD) to rise from 10% of the original value to 90% of the final value.
- 3. The Output Fall Time is the time taken for the outputs (PCV, IR_TXD) to fall from 90% of the original value to 10% of the final value.

Recommended Operating Conditions

 $(V_{CC} = 2.7 \text{ to } 5.5 \text{ V}, T_A = -20 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	Vcc	2.7	5	5.5	V	
Input Voltage	VI	0.0		Vcc	V	
Ambient Temperature	TA	-20		+85	°C	
High Level Input Voltage	V _H	0.7 V _℃		Vcc	V	
Low Level Input Voltage	V _{IL}	0		0.3 V _℃	V	
Output High Voltage	Voн	2.2			V	$V_{CC} = 2.7 \text{ V}$ ioh = 2 mA
Output Low Voltage	Vol			0.5	V	$V_{CC} = 2.7 \text{ V}$ iol = 2 mA
Output High Voltage	Voн	4.5			V	$V_{CC} = 5.5 \text{ V}$ ioh = 2 mA
Output Low Voltage	Vol			0.5	V	$V_{CC} = 5.5 \text{ V}$ iol = 2 mA
Static Power Dissipation	PSTAT		0.44 0.11	0.61 0.15	mW mW	$V_{CC} = 5.5 \text{ V}$ $V_{CC} = 2.7 \text{ V}$
Dynamic Power Dissipation	P _{DYN}		11 5.4	16.5 8.1	mW mW	$V_{CC} = 5.5 \text{ V}$ $V_{CC} = 2.7 \text{ V}$
Static Current Consumption	ISTAT		80 40	110 54	μ Α μ Α	$V_{CC} = 5.5 \text{ V}$ $V_{CC} = 2.7 \text{ V}$
Dynamic Current Consumption	IDYN		2 2	3 3	mA mA	$V_{CC} = 5.5 \text{ V}$ $V_{CC} = 2.7 \text{ V}$
Max Clk Frequency (16XCLK) ^[1]	f _{16XOLK}			2	MHz	
Minimum Pulse Width (IR_TXD)[2]	t _{mpw}	1630			ns	
Pulse Width on Monoshot (IR_TXD and IR_RCV)	t _{mpw}	1630	1710	1730	ns	
Value of Pulldown Pesistor Used on POWERDOWN & PULSEMOD Input Pins	Pown	114	152	256	ΚΩ	
Trigger Low Level Input Voltage (For /NRST Input Pin)	VIL_TRIG	0.7 1.9	0.8 1.95	0.9 2.00	V	$V_{CC} = 2.7 \text{ V}$ $V_{CC} = 5.5 \text{ V}$
Trigger High Level Input Voltage (For /NRST Input Pin)	VIH_TRIG	1.7 3.25	1.85 3.4	1.9 3.60	V	$V_{CC} = 2.7 \text{ V}$ $V_{CC} = 5.5 \text{ V}$


Notes:

^{1.} IrDA Parameters. The Max Qlk Frequency represents the maximum clock frequency to drive the HSDL-7001's internal state machine. Under normal circumstances, the clock input should not exceed 16* 115.2 Kbps or 1.8432 MHz. This product can operate at higher clock rates, but the above is the recommended rate.

^{2.} The Minimum Pulse Width (t_{mpw}) represents the minimum pulse width of the encoded IR_TXD pulse (and the IR_RCV pulse). As per the IrDA specifications, the minimum pulse width of the IR_TXD and IR_RCV pulses should be 3*(1/1.8432 MHz) or 1.63 μ s.


Application Circuits

HSDL-7001 Connection to UART



HSDL-7001 Connected to Microcontroller

HSDL-7001 Application Circuits-1



NOTE: POWERDN CAN BE USED AS A BASIC CHIP SELECT.
THE HSDL-7001 WILL NOT BE ABLE TO RECEIVE OR TRANSMIT DATA WHILE POWERDN IS ASSERTED.

HSDL-7001 Application Circuits-2

