SDAS153E - DECEMBER 1982 - REVISED AUGUST 1995

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- pnp Inputs Reduce dc Loading
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These octal buffers/drivers are designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable (\overline{OE}) inputs, and complementary OE and \overline{OE} inputs. These devices feature high fan-out and improved fan-in.


The -1 version of SN74ALS241C is identical to the standard version, except that the recommended maximum I_{OL} of the -1 version is 48 mA. There is no -1 version of the SN54ALS241C.

The SN54ALS241C and SN54AS241A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS241C and SN74AS241A are characterized for operation from 0°C to 70°C.

SN54ALS241C, SN54AS241A . . . J PACKAGE SN74ALS241C, SN74AS241A . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS241C, SN54AS241A . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLES

INPU	JTS	OUTPUT
10E	1A	1Y
L	Н	Н
L	L	L
Н	Χ	Z

INP	JTS	OUTPUT
20E	2A	2Y
Н	Н	Н
Н	L	L
L	Χ	Z


SDAS153E - DECEMBER 1982 - REVISED AUGUST 1995

logic symbol†

2A3


2A4

17



 $[\]dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



5 2Y3

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

2Y3

2Y4

3

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN54ALS241C	55°C to 125°C
SN74ALS241C	0°C to 70°C
Storage temperature range	65°C to 150°C

2A2

2A3

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SDAS153E - DECEMBER 1982 - REVISED AUGUST 1995

recommended operating conditions

		SNS	4ALS24	1C	SN7	'4ALS24	1C		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage			0.7			0.8	V	
ІОН	High-level output current			-12			-15	mA	
	Law law law law and a summer			12			24	4	
lOL	Low-level output current						48†	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	

[†]Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752	TEST COMPITIONS			54ALS24	1C	SN7				
PARAMETER	TES	TEST CONDITIONS			MAX	MIN	TYP [‡]	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = –18 mA			-1.2			-1.2	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2			
V		$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
VOH	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						V	
		$I_{OH} = -15 \text{ mA}$				2				
		I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
V_{OL}	V _{CC} = 4.5 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	V	
		I _{OL} = 48 mA (-1 version)					0.35	0.5		
lozh	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ	
lozL	V _{CC} = 5.5 V,	V _O = 0.4 V			-20			-20	μΑ	
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
lН	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ	
I _{IL}	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.1			-0.1	mA	
ΙΟ [§]	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA	
		Outputs high		9	17		9	18		
lcc	V _{CC} = 5.5 V	Outputs low		15	28		15	26	mA	
		Outputs disabled		17	32		17	30		

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS153E - DECEMBER 1982 - REVISED AUGUST 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _I R1 R2 T _A	= 50 pl l = 500 Ω 2 = 500 Ω _ = MIN t	2, 2, 10 MAX†		UNIT
			SN54AL	S241C	SN74AL	S241C	
			MIN	MAX	MIN	MAX	
tPLH	А	Υ	3	31	2	11	20
^t PHL	A	Y	1	17	3	10	ns
^t PZH	1 0E	Υ	3	33	3	21	
t _{PZL}	10E	Y	3	27	4	21	ns
^t PHZ	405	.,		17	1	10	
^t PLZ	1 <mark>OE</mark>	Υ	2	32	2	15	ns
^t PZH	205	.,	3	38	4	21	
t _{PZL}	20E	Υ	3	30	5	21	ns
^t PHZ	20E	Υ	2	17	2	10	no
^t PLZ	ZUE	f	3	35	3	15	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	
Operating free-air temperature range, T _A : SN54AS241A	-55°C to 125°C
SN74AS241A	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN	54AS241	IA	SN	74AS24	1A	LINUT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			8.0			0.8	V
ІОН	High-level output current			-12			-15	mA
l _{OL}	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

SDAS153E - DECEMBER 1982 - REVISED AUGUST 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		SN	54AS24	1A	SN	74AS24	1A	LINUT	
PARAMETER	TEST CO	TEST CONDITIONS				MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2			
No.		$I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		.,
Voн	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2.4						V
		$I_{OH} = -15 \text{ mA}$				2.4			
.,	457	I _{OL} = 48 mA		0.27	0.55				٧
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 64 mA					0.31	0.55	V
I _{OZH}	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μΑ
I _{OZL}	V _{CC} = 5.5 V,	V _O = 0.4 V			-50			-50	μΑ
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
lін	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-1			-1	mA
I _O ‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-50		-150	-50		-150	mA
		Outputs high		22	35		22	35	
ICC	V _{CC} = 5.5 V	Outputs low		61	90		61	90	mA
		Outputs disabled		35	56		35	56	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	F F	EL = 50 R1 = 500 R2 = 500 EA = MIN	Ω,	§	UNIT
			MIN	MAX	MIN	MAX	
^t PLH	A	V	2	9	2	6.2	
^t PHL	A	Υ	1	7	1	6.2	ns
^t PZH	1 <u>OE</u>	V	1	10	1	9	
t _{PZL}	10E	Υ	2	8	2	7.5	ns
^t PHZ	1 <u>0E</u>	Υ	1	6.5	1	6	
^t PLZ	10E	Y	1	10.5	1	9	ns
^t PZH	205		2	11	2	10.5	
tPZL	20E	Υ	3	9.5	3	8.5	ns
^t PHZ	20E	Υ	1	7	1	7	
t _{PLZ}	ZUE	1	2	12	2	12	ns


[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SDAS153E - DECEMBER 1982 - REVISED AUGUST 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/38302BRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type		JM38510/ 38302BRA	Samples
M38510/38302BRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 38302BRA	Samples
SN54ALS241CJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54ALS241CJ	Samples
SN54AS241AJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54AS241AJ	Samples
SN74ALS241CDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS241C	Samples
SN74ALS241CDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS241C	Samples
SN74ALS241CN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS241CN	Samples
SN74AS241AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS241AN	Samples
SNJ54ALS241CFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54 ALS241CFK	Samples
SNJ54ALS241CJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54ALS241CJ	Samples
SNJ54AS241AJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54AS241AJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".





6-Feb-2020

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ALS241C, SN54AS241A, SN74ALS241C, SN74AS241A:

Catalog: SN74ALS241C, SN74AS241A

Military: SN54ALS241C, SN54AS241A


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS241CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 18-Aug-2014




*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALS241CDWR	SOIC	DW	20	2000	367.0	367.0	45.0	

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER


28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated