SCBS782A - NOVEMBER 2003 - JULY 2006

- **Controlled Baseline** 
  - One Assembly/Test Site, One Fabrication
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product-Change Notification**
- Qualification Pedigree<sup>†</sup>
- **Member of the Texas Instruments** Widebus™ Family
- A-Port Outputs Have Equivalent 22- $\Omega$ Series Resistors, So No External Resistors Are Required
- **Supports Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- **Supports Unregulated Battery Operation** Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff and Power-Up 3-State Support Hot Insertion
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown** Resistors
- Distributed V<sub>CC</sub> and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Latch-Up Performance Exceeds 500 mA Per JESD 17
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### **DGG OR DL PACKAGE** (TOP VIEW)

	_			
1DIR	1	$\cup$	48	10E
1B1 🛚	2		47	] 1A1
1B2	3		46	1A2
GND [	4		45	GND
1B3 [	5		44	1A3
1B4 [	6		43	] 1A4
v <sub>cc</sub> [	7		42	] v <sub>cc</sub>
1B5 [	8		41	] 1A5
1B6 🛚	9		40	] 1A6
GND [	10		39	GND
1B7 🛚	11		38	] 1A7
1B8 🛚	12		37	] 1A8
2B1	13		36	] 2A1
2B2	14		35	] 2A2
GND [	15		34	GND
2B3 🛚	16		33	] 2A3
2B4 🛚	17		32	] 2A4
V <sub>CC</sub> [	18		31	] v <sub>cc</sub>
2B5 🛚	19		30	] 2A5
2B6 🛚	20		29	] 2A6
GND [	21		28	GND
2B7 🛛	22		27	] 2A7
2B8 🛚	23		26	] 2A8
2DIR	24		25	20E
				J

## description/ordering information

The SN74LVTH162245 is a 16-bit (dual-octal) noninverting 3-state transceiver designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses effectively are isolated.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SCBS782A - NOVEMBER 2003 - JULY 2006

### description/ordering information (continued)

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent  $22-\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### ORDERING INFORMATION


TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	CLVTH162245IDGGREP	LH162245EP
-55°C to 125°C	SSOP - DL	Tape and reel	CLVTH162245MDLREP	LVTH162245EP


<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE** (each 8-bit section)

INP	UTS	0050471011
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

### logic diagram (positive logic)





SCBS782A - NOVEMBER 2003 - JULY 2006

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	$\dots$ -0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO: B port	128 mA
A port	30 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): B port	64 mA
A port	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	70°C/W
DL package	95°C/W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 4. Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

## recommended operating conditions (see Note 5)

			MIN	MAX	UNIT	
Vcc	Supply voltage	2.7	3.6	V		
VIH	High-level input voltage		2		V	
V <sub>IL</sub>	Low-level input voltage			0.8	V	
VI	Input voltage			5.5	V	
	LPak land autout annual	A port		-12	4	
Іон	High-level output current	B port		-32	mA	
	Law book outside comment	A port		12	4	
lOL	Low-level output current	B port		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V	
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		μs/V	
т.	Operating free circumparature	SN74LVTH162245I	-40	85	00	
TA	Operating free-air temperature	-55	125	°C		

NOTE 5: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).



## SN74LVTH162245-EP 3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS782A - NOVEMBER 2003 - JULY 2006

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CON	NDITIONS	MIN	TYP†	MAX	UNIT
٧ıĸ		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2			
	A port	V <sub>CC</sub> = 3 V,	$I_{OH} = -12 \text{ mA}$	2			
Vон	Voн	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2			V
	B port	V <sub>CC</sub> = 2.7 V,	$I_{OH} = -8 \text{ mA}$	2.4			
		V <sub>CC</sub> = 3 V,	$I_{OH} = -32 \text{ mA}$	2			
	A at	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2	
	Ароп	$V_{CC} = 3 \text{ V}, \qquad I_{OL} = 12 \text{ mA}$				0.8	
		V 0.7.V	I <sub>OL</sub> = 100 μA			0.2	
$V_{OL}$		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5	V
	B port		I <sub>OL</sub> = 16 mA			0.4	
		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$			0.5	
			I <sub>OL</sub> = 64 mA			0.55	
	Control innuts	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1	
	Control inputs	V <sub>CC</sub> = 0 V or 3.6 V,	V <sub>I</sub> = 5.5 V			10	
lį			V <sub>I</sub> = 5.5 V			20	μΑ
	A or B port‡	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$			5	
			$V_I = 0$			-10	
l <sub>off</sub>		$V_{CC} = 0 V$	$V_I$ or $V_O = 0$ to 4.5 $V$			±100	μΑ
		V 0V	V <sub>I</sub> = 0.8 V	75			
lizi i -iv	A or B port	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 2 V	-75			μΑ
I(hold)	A of B port	V <sub>CC</sub> = 3.6 √§,	V <sub>I</sub> = 0 to 3.6 V			500 -750	μΑ
lozpu		$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$ V to 3 V,	OE = don't care			±100	μΑ
lozpd		$V_{CC} = 1.5 \text{ V to } 0 \text{ V}, V_{O} = 0.5 \text{ V to } 3$	V, OE = don't care			±100	μΑ
			Outputs high			0.19	
ICC		V <sub>CC</sub> = 3.6 V, I <sub>O</sub> = 0 V,	Outputs low			5	mA
		V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs disabled			0.19	
Δl <sub>CC</sub> ¶		V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> – 0.6 V, Other inputs at	SN74LVTH162245I			0.2	mA
		V <sub>CC</sub> or GND	SN74LVTH162245M		0.3		
Ci		V <sub>I</sub> = 3 V or 0 V			4		pF
Cio		V <sub>O</sub> = 3 V or 0 V			10		pF

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_{A}$  = 25°C. ‡ Unused pins at  $V_{CC}$  or GND



<sup>§</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.


# SN74LVTH162245-EP 3.3-V ABT 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCBS782A - NOVEMBER 2003 - JULY 2006

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

				SN74	LVTH16	22451		S	N74LVTH	1162245M		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V	V <sub>CC</sub> = 3.3 V ±0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ±0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	В	1	2.3	3.3		3.7	1	3.5		4	20
<sup>t</sup> PHL	A	Б	1	2.2	3.3		3.5	1	3.5		3.9	ns
t <sub>PLH</sub>	В	А	1	2.8	4		4.6	1	4.3		5.3	20
<sup>t</sup> PHL	Б		1	2.5	3.4		3.6	1	4.2		4.5	ns
<sup>t</sup> PZH	ŌĒ		1	2.8	4.6		5.4	1	4.8		5.9	
tPZL	OE	В	1	3	4.6		5.2	1	4.8		5.5	ns
<sup>t</sup> PZH	ŌĒ	^	1	3.3	5.3		6.3	1	5.5		7.2	20
tPZL	OE	Α	1	3.3	5.1		5.8	1	7.2		6.4	ns
t <sub>PHZ</sub>	ŌĒ		1.5	3.8	5.2		5.5	1.5	6.4		5.8	
t <sub>PLZ</sub>	OE	В	1.5	3.5	5.1		5.4	1.5	5.8		5.8	ns
t <sub>PHZ</sub>	ŌĒ	А	1.5	4	5.6		5.9	1.5	5.8		6.5	ns
<sup>t</sup> PLZ	J OE	^	1.5	3.8	5.5		5.5	1.2	6.3		6.3	115
tsk(o)					0.5					_		ns

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CLVTH162245IDGGREP	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH162245EP	Samples
CLVTH162245MDLREP	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVTH162245EP	Samples
V62/04709-01XE	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH162245EP	Samples
V62/04709-02YE	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LVTH162245EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH162245-EP:

● Catalog: SN74LVTH162245

Military: SN54LVTH162245

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Mar-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVTH162245IDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CLVTH162245MDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 11-Mar-2017




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVTH162245IDGGREP	TSSOP	DGG	48	2000	367.0	367.0	45.0
CLVTH162245MDLREP	SSOP	DL	48	1000	367.0	367.0	55.0

# DL (R-PDSO-G48)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated