




DC-DC Front-End Power Supply

The PET2000-12-074xD is a 2000 Watt DC to DC power supply that converts -40 to -72 VDC voltage into an isolated main output of +12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The PET2000-12-074xD utilizes full digital control architecture for greater efficiency, control, and functionality.

This power supply meets international safety standards.





Key Features & Benefits

- Best-in-class, "Platinum" equivalent efficiency
- Wide input voltage range: -40 to -72 VDC
- Always-On 12 V / 3 A / 36 W standby output
- Hot-plug capable
- Parallel operation with active current sharing
- Full digital controls for improved performance
- High density design: 42.1 W/in³
- Small form factor: 265 x 73.5 x 40.0 mm (10.43 x 2.89 x 1.57 in)
- Power Management Bus communication protocol for control, programming and monitoring
- Status LED with fault signaling

Applications

- Networking Switches
- Servers & Routers
- Telecommunications



1. ORDERING INFORMATION

PET	2000		12		074	х	D	x
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input	DC Inlet
PET Front-Ends	2000 W		12 V		74 mm	N: Normal ¹ R: Reverse ²	D: DC	 - Black, 6 AWG (C10-747100) * K - Black, 4 AWG (C10-747442) Y - Grey, 6 AWG (C10-638974)

- "N" Normal Airflow (NAF) from Output connector to Input DC Inlet.
- "R" Reverse Airflow (RAF) from Input DC Inlet to Output connector.
- * Default option no suffix needed. Input plug with wire: Amphenol # CR-302001-257

2. OVERVIEW

The PET2000-12-074xD DC-DC power supply is a fully DSP controlled, highly efficient front-end power supply. It incorporates state-of-the art technology and uses an interleaved forward converter topology with active clamp and synchronous rectification to reduce component stresses, thus providing increased system reliability and very high efficiency.

With a wide input DC voltage range the PET2000-12-074xD maximizes power availability in demanding server, network, and other high availability applications. The supply is fan cooled and ideally suited for integration with a matching airflow path.

An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems.

The always-on standby output provides power to external power distribution and management controllers. It is protected with an active OR-ing device for maximum reliability.

Status information is provided with a front-panel LED. In addition, the power supply can be controlled and the fan speed set via the I²C bus. The I²C bus allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. Cooling is managed by a fan controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I²C bus.




Figure 1. Block Diagram



3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability and cause permanent damage to the supply.

PARAMETER		CONDITIONS / DESCRIPTION		MAX	UNITS
Vi max	Maximum Input Voltage	Continuous		-72	VDC

4. INPUT

General Condition: T_A = -5...40 °C (PET2000-12-074RD), T_A = -5...55 °C (PET2000-12-074ND), unless otherwise noted.

PARAMETI	ER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Vi start	Minimum Operating Input Voltage	Stand-by output available, DSP running	-32			VDC
Vi nom	Nominal Input Voltage			-53		VDC
Vi	Input Voltage	Normal operation (from Vi min to Vi max)	-40		-72	VDC
li	Input Current	Vi > Vi min				Α
li pk	Inrush Current Limitation	From Vi min to Vi max, T _A = 25°C, turn on		40	55	А
Vi on	Turn-On Standby Input Voltage	Ramping up		-31.5		VDC
Vi on	Turn-On Input Voltage	Ramping up	-41		-42	VDC
Vi off	Turn-Off Input Voltage	Ramping down	-38.0		-39.5	VDC
		Vi = -53 VDC; 20% load		93		%
η	Efficiency	Vi = -53 VDC; 50% load		95		%
		Vi = -53 VDC; 100% load		93		%
Thold_V1	Hold-Up Time V1	$T_A = 25$ °C, Vi = -48 VDC; $I_{1 \text{ nom}}$, $I_{SB \text{ nom}}$, $C_{ext} = 2200 \mu F$	5	6		ms
Thold_Vsb	Hold-Up Time Vsb	$T_A = 25$ °C, Vi = -48 VDC; $I_{1 nom}$, $I_{SB nom}$, $C_{ext} = 2200 \mu F$	6			ms

4.1 INPUT FUSE

A fast-acting 80 A input fuse in the negative voltage path inside the power supply protect against severe defects. The fuse is not accessible from the outside and are therefore not serviceable parts.

4.2 INRUSH CURRENT

Internal bulk capacitors will be charged through resistors connected from bulk cap minus pin to the DC rail minus, thus limiting the inrush current. After the inrush phase, NTC resistors are then shorted with MOSFETs connected in parallel. The Inrush control is managed by the digital controller (DSP).

4.3 INPUT UNDER-VOLTAGE

If the value of input DC voltage stays below the input under voltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again. If the input voltage stays below the input undervoltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.



Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

5. **OUTPUT**

General Condition: $T_A = -5...40$ °C (PET2000-12-074RD), $T_A = -5...55$ °C (PET2000-12-074ND), unless otherwise noted.

PARAMET		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Main Outp						
V _{1 nom}	Nominal Output Voltage			12.0		VDC
V _{1 set}	Output Setpoint Accuracy	$0.5 \cdot I_{1 nom}, T_A = 25^{\circ}C$	-0.5		+0.5	%V _{1 nom}
dV _{1 tot}	Total Static Regulation	$V_{i min}$ to $V_{i max}$, 0 to 100% $I_{1 nom}$, $T_A = 0$ to 40°C	-5		+5	%V _{1 nom}
P _{1 nom}	Nominal Output Power ¹	V_{imin} to V_{imax} , T_A = -5 to 55°C (PET2000-12-074ND) V_{imin} to V_{imax} , T_A = -5 to 40°C (PET2000-12-074RD)		2000		W
I _{1 nom}	Output Current	$V_{i min}$ to $V_{i max}$, $T_A = -5$ to 55°C (PET2000-12-074ND) $V_{i min}$ to $V_{i max}$, $T_A = -5$ to 40°C (PET2000-12-074RD)	0.0		167	ADC
I _{1 peak}	Peak Output Current	V _{i min} to V _{i max} ,	0.0	177.5		ADC
V _{1 pp}	Output Ripple Voltage ²	$V_{i min}$ to $V_{i max}$, 0 to 100% $I_{1 nom}$, $C_{ext} \ge 1 mF/Low ESR$			120	mVpp
dV1 load	Load Regulation	Vi nom, 0 to 100% I1 nom		-160		mV
dV _{1 line}	Line Regulation	V _{i min} to V _{i max} , 0.5 · I _{1 nom}	-20	0	20	mV
$dV_{1 temp}$	Thermal Drift	$V_{inomHL},0.5\cdot I_{1nom}$			-0.5	mV/°C
dI _{1 share}	Current Sharing	Deviation from h_{tot} / N, h_{t} > 10%	-4		+4	ADC
VISHARE	Current Share Bus Voltage	I _{1 peak} at 180 A		9.4		VDC
dV _{1 It}	Load Transient Response	$\Delta h = 40\% \ h_{\text{nom}}, \ h = 10 \dots 100\% \ h_{\text{nom}}, \ C_{ext} = 0 \ \text{mF},$			0.6	VDC
trec	Recovery Time	$dh/dt = 1A/\mu s$, recovery within 1% of $V_{1 \text{ nom}}$		0.5	1	ms
V1 dyn	Dynamic Load Regulation	$\Delta h = 40\% \ h_{\text{nom}}$, starting anywhere from 10% to 60%, $f = 50 \dots 5000 \ \text{Hz}$, Duty cycle = 10 90%, $C_{ext} = 2 \dots 30 \ \text{mF}$, di/dt =1A/ μ s, 25°C	11.4		12.6	V
tV1 on delay	Delay time from DC applied	V1 in regulation Vi = 0V to $V_{i min}$, $V_{i nom, Vi max}$			3	sec
tv1 rise	Output Voltage Rise Time	$V_1 = 1090\% \ V_{1 \text{ nom}}, \ C_{ext} < 10 \text{ mF}$		10	200	ms
tv1 ovrsh	Output Turn-on Overshoot	V _{1 nom} , 0 to 100% I _{1 nom}			13.2	V
dV₁ sense	Remote Sense	Compensation for cable drop, 0 to 100% I _{1 nom}			0.25	V
Cv1 load	Capacitive Loading		0		20	mF
OVP	Over voltage Trip	$V_{i min}$ to $V_{i max_3}$	13.6		15.0	V
Standby C	Output VsB					
V _{SB nom}	Nominal Output Voltage	I _{SB} =1.25A (50% of I _{SBnom} , 25°C, (PET2000-12-074ND)) I _{SB} =1.50A (50% of I _{SBnom} , 25°C, (PET2000-12-074RD))		12.0		VDC
V _{SB set}	Output Setpoint Accuracy	135 - 1.507 (5070 07 135110111, 25 0, (1 E12000 12 07 4110))	-2		+2	%V _{SBnom}
dV _{SB tot}	Total Regulation	V _{i min} to V _{i max} , 0 to 100% I _{SB nom}	-5		+5	%V _{SBnom}
P _{SB nom}	Nominal Output Power	$V_{i min}$ to $V_{i max}$, $T_A = -5$ to 75°C (PET2000-12-074ND) $V_{i min}$ to $V_{i max}$, $T_A = -5$ to 55°C (PET2000-12-074RD)		30 36		W W
P _{SB peak}	Peak Output Power	Vi min to Vi max		40		W
I _{SB nom}	Output Current	V_{imin} to V_{imax} , $T_A = -5$ to 75° C (PET2000-12-074ND) V_{imin} to V_{imax} , $T_A = -5$ to 55° C (PET2000-12-074RD)	0 0		2.5 3.0	ADC ADC
ISB peak	Peak Output Current	V _{i min} to V _{i max}	3.2	3.5	4.5	ADC
Ven	Output Ripple Voltage ²	$V_{i min}$ to $V_{i max}$, 0 to 100% $I_{SB nom}$, $C_{ext} = 0 mF$			150	mVpp
V _{SB pp}	Output Hippie Voltage	$V_{i min}$ to $V_{i max}$, 0 to 100% $I_{SB nom}$, $C_{ext} \ge 2$ mF/Low ESR			120	mVpp
dV _{SB} load	Load Regulation	Vinom HL, 0 to 100% ISB nom		-300		mV
dV _{SB line}	Line Regulation	$V_{i min}$ to $V_{i max}$, $I_{SB} = 0$ A	-20	4	20	mV

 $^{^1}$ See also chapter TEMPERATURE AND FAN CONTROL 2 Measured with a 10 μF low ESR capacitor in parallel with a 0.1 μF ceramic capacitor at the point of measurement



dVsB temp	Thermal Drift	Vi nom HL, ISB = 0 A			-0.5	mV/°C
dl _{SB share}	Current Sharing	Deviation from $k_{B \text{ tot}} / N$, $k_{SB} = 0.5 \cdot l_{SB \text{ nom}}$	-1		+1	ADC
dV _{SB It}	Load Transient Response	$\Delta k_{\rm B} = 50\% \ k_{\rm B nom}, \ k_{\rm B} = 0 \dots 100\% \ k_{\rm B nom},$		0.2	0.3	VDC
trec	Recovery Time	$d/s_B/dt = 1A/\mu s$, recovery within 1% of $V_{SB nom}$		1	2	ms
V _{SB dyn}	Dynamic Load Regulation	$\Delta k_{\rm B} = 1$ A, $k_{\rm B} = 0$ $l_{\rm SBnom}, f = 50$ 5000 Hz, Duty cycle = 10 90% , $C_{\rm ext} = 0$ 5 mF	10.8		13.2	V
tvsB rise	Output Voltage Rise Time	$V_{SB} = 1090\%$ $V_{SB nom}$, $C_{ext} < 1$ mF	5	10	20	ms
tvsB ovr sh	Output Turn-on Overshoot	Vi nom, 0 to 100% ISB nom			13.2	V
C _{VSB} load	Capacitive Loading		0		3000	μF

6. EFFICIENCY




Figure 2. Efficiency vs. Output Power (fan losses not included)

7. OUTPUT GROUND / CHASSIS CONNECTION

The output return path serves as power and signal ground. All output voltages and signals are referenced to these pins. To prevent a shift in signal and voltage levels due to ground wiring voltage drop a low impedance ground plane should be used as shown in *Figure 3*. Alternatively, separated ground signals can be used as shown in *Figure 4*. In this case the two ground planes should be connected together at the power supplies ground pins.




Figure 3. Common low impedance ground plane



Asia-Pacific Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977




Figure 4. Separated power and signal ground

Due the unit has no Input Earth Connector Terminal on the front of the unit it is mandatory to have a reliable system output GND to Earth connection.




Figure 5. Block diagram with reliable System Earth connection

8. PROTECTION

 $General\ Condition:\ T_A=0...40\ ^{\circ}C\ (PET2000-12-074RD),\ T_A=0...55\ ^{\circ}C\ (PET2000-12-074ND),\ unless\ otherwise\ noted.$

PARAMET	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input Fuse (L)	Not use accessible, fast acting		80		Α
V _{1 OV}	OV Threshold V ₁	Over Voltage V_I Protection, Latch-off Type	13.6	14.3	14.5	VDC
tv1 ov	OV Trip Time V_1	Over voltage 17 Frotection, Later-on Type			1	ms
V _{VSB} ov	OV Threshold V _{SB}	Over Voltage V_1 Protection, Automatic retry each 1s	13.6	14.3	14.5	VDC
tvsb ov	OV Trip Time V _{SB}	Over voltage 17 Protection, Automatic retry each 15			1	ms
I _{V1 OC Slow}	OC Limit V ₁	Over Current Limitation, Latch-off, Vi min to Vi max	169		175	ADC
IVI OC SIOW	GO Ellille V/	Over Current Limitation, Latch-off time		20		s
I _{V1 OC Fast}	Fast OC Limit V ₁	Fast Over Current Limit. Latch-off, $V_{i min}$ to $V_{i max}$	176			ADC
t _{V1 OC Fast}	Fast OC Trip time V ₁	Fast Over Current Limitation, Latch-off time	50		60	ms
1∕1 SC	Max Short Circuit Current V_1	$V_1 < 3$ V, time until I_{V1} is limited to $< I_{V1 \text{ sc}}$			180	Α
t√1 sc	Short Circuit Regulation Time	Over Current Limitation, Constant-Current Type			2	ms
IVSB OC	OC Limit VsB	Over Current Limit., time until $k_{\rm SB}$ is limited to $k_{\rm SBOC}$			6	Α
tvsB oc	OC Trip time VsB	Automatic shut-down			1	ms
T _{SD}	Over Temperature on Heat Sinks			115		°C
OVP	Over voltage trip	Vi min to Vi max	13.6		15.0	V



8.1 OVERVOLTAGE PROTECTION

The PET2000-12-074xD front-end provides a fixed threshold overvoltage (OV) protection implemented with a HW comparator for both the main and the standby output. Once an OV condition has been triggered on the main output, the supply will shut down and latch the fault condition. The latch can be unlocked by disconnecting the supply from the DC supply or by toggling the PSON_L input. The standby output will continuously try to restart with a 1 s interval after OV condition has occurred.

8.2 UNDERVOLTAGE DETECTION

Both main and standby outputs are monitored. LED and PWOK_H will change if the output voltage exceeds regulation band. The main output will latch off if the main output voltage V_7 falls below 10 V (typically in an overload condition) for more than 55 ms. The latch can be unlocked by disconnecting the supply from the DC supply or by toggling the PSON_L input. If the standby output leaves its regulation bandwidth for more than 2 ms then the main output is disabled to protect the system.

8.3 CURRENT LIMITATION

MAIN OUTPUT

The main output exhibits a substantially rectangular output characteristic controlled by a software feedback loop. If output current exceeds $I_{V1\ OC\ Fast}$ it will reduce output voltage in order to keep output current at $I_{V1\ OC\ Fast}$. If the output voltage drops below ~10.0 VDC for more than 55 ms, the output will latch off (standby remains on).

The latch can be unlocked by disconnecting the supply from the DC mains or by toggling the PSON_L input. The main output current limitation thresholds depend on the actual input applied to the power supply.

STANDBY OUTPUT

The standby output exhibits a substantially rectangular output characteristic down to 0 V (no hiccup mode / latch off). The current limitation of the standby output is independent of the DC input voltage.

Running in current limitation causes the output voltage to fall, this will trigger under voltage protection and disables the main output.

9. MONITORING

The power supply operating parameters can be accessed through I²C interface. For more details refer to chapter I2C / POWER MANAGEMENT BUS COMMUNICATION and document URP.00234 (PET2000-12-074 Power Management Bus Communication Manual).

PARAMET	ER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
V _{i mon}	Input Voltage	$V_{i min LL} \leq V_i \leq V_{i max}$	-2		+2	VDC
l _{i mon}	Input Current	<i>l_i</i> > 5.8 A	-5		+5	%
D.	True Input Dower	<i>P_i</i> > 400 W	-5		+5	%
Pi mon	True Input Power	<i>200 W <pi< i=""> < 400 W</pi<></i>	25		25	W
V _{1 mon}	V₁ Voltage		-0.2		+0.2	VDC
1.	V₁ Current	I ₁ > 50A	-2		+2	%
I _{1 mon}	V1 Current	16.7 A < I₁ ≤ 50 A	-2		+2	ADC
<i>D</i> .	I/ Output Power	<i>Pi</i> > 400 W	-5		+5	%
P _{1 nom}	V₁ Output Power	$200 \text{ W} < P_i \le 400 \text{ W}$	-15		+15	W
V _{SB mon}	V _{SB} Voltage		-0.25		+0.25	VDC
I _{SB mon}	V _{SB} Current		-0.2		+0.2	ADC
T _{A mon}	Inlet Temperature	$T_{A \ min} \le T_{A} \le T_{A \ max}$	-5	2	+5	°C



10. SIGNALING AND CONTROL

10.1 ELECTRICAL CHARACTERISTICS

PSON_H/HOTSTANDBYEN_H V/L Input Low Level Voltage PSON_L: Main output enabled HOTSTANDBYEN_H: Hot Standby mode not allowed PSON_L: Main output disabled PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed V/H Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed V/H Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed V/H Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed V/H Input High Level Voltage PSON_L: Main output enabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output enabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output enabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed Input High Level Voltage PSON_L: Main output High Level PSON_L: Main output High Le	V
V/L Input Low Level Voltage HOTSTANDBYEN_H: Hot Standby mode not allowed -0.2 0.8 V/H Input High Level Voltage PSON_L: Main output disabled HOTSTANDBYEN_H: Hot Standby mode allowed 2 3.5 InLH Maximum Input Sink or Source Current V/= -0.2 V to +3.5 V -1 1 Rpull up Internal Pull up Resistor to internal 3.3 V 10 Maximum external Pull down Resistance to GND to obtain Low Level 1 Minimum external Pull down Resistance 50	
V/H Input High Level Voltage HOTSTANDBYEN_H: Hot Standby mode allowed 2 3.5 I/L,H Maximum Input Sink or Source Current V _I = -0.2 V to +3.5 V -1 1 Rpull up Internal Pull up Resistor to internal 3.3 V 10 RLOW Maximum external Pull down Resistance to GND to obtain Low Level 1 Rucus Minimum external Pull down Resistance 50	V
R _{Pull up} Internal Pull up Resistor to internal 3.3 V 10 R _{LOW} Maximum external Pull down Resistance to GND to obtain Low Level 11 R _{UCU} Minimum external Pull down Resistance 50	V
Maximum external Pull down Resistance to GND to obtain Low Level Minimum external Pull down Resistance 50	mA
HLOW to GND to obtain Low Level Rucu Minimum external Pull down Resistance 50	kΩ
Buicu 50	kΩ
	kΩ
PWOK_H	
V_{OL} Output Low Level Voltage V_{1} or V_{SB} out of regulation, $V_{Isink} < 4$ mA 0 0.4	٧
V_{OH} Output High Level Voltage V_1 and V_{SB} in regulation, $I_{source} < 0.5$ mA 2.4 3.5	٧
R _{pull up} Internal Pull up Resistor to internal 3.3 V 1	kΩ
I_{OL} Maximum Sink Current $V_O < 0.4 \text{ V}$ 4	mA

10.2 SENSE INPUTS

The main output has sense lines implemented to compensate for voltage drop on load wires in both positive and negative path. The maximum allowed voltage drop is 200 mV on the positive rail and 100 mV on the GND rail.

With open sense inputs the main output voltage will rise by 270 mV. Therefore, if not used, these inputs should be connected to the power output and GND at the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.

10.3 CURRENT SHARE

The PET front-ends have an active current share scheme implemented for V1. All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bus to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).

10.4 PSON_L INPUT

The PSON_L is an internally pulled-up (3.3 V) input signal to enable/disable the main output V1 of the front-end. With low level input the main output is enabled. This active-low pin is also used to clear any latched fault condition. The PSON_L can be either controlled by an open collector device or by a voltage source.






Figure 6. PSON_L connection

10.5 PWOK HOUTPUT

The PWOK_H is an open drain output with an internal pull-up to 3.3 V indicating whether both VSB and V1 outputs are within regulation. This pin is active-low.




Figure 7. PWOK_H connection

10.6 PRESENT_L OUTPUT

The PRESENT_L pin is wired through a 100 Ohms resistor to internal GND within the power supply. This pin does indicate that there is a power supply present in this system slot. An external pull-up resistor has to be added within the application. Current into PRESENT_L should not exceed 5mA to guarantee a low level voltage if power supply is seated.




Figure 8. PRESENT_L connection



Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

10.7 SIGNAL TIMING




Figure 9. DC turn-on timing




Figure 11. DC long dips




Figure 10. DC short dips




Figure 12. PSON_L turn-on/off timing

PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
t _{DC VSB}	DC Line to 90% V _{SB}				3	s
t _{DC} V1	DC Line to 90% V ₁	PSON_L = Low			5 ³	s
tvsB v1 del	V_{SB} to V_1 delay	PSON_L = Low	50		1000	ms
t _{V1 rise}	V_1 rise time	See chapter OUTPUT				
tvsB rise	V _{SB} rise time	See chapter OUTPUT				
t _{DC drop1}	DC drop from Vi = -48 VDC, without V_7 leaving regulation	I ₁ = 150A, I _{SB nom}	5	5.5		ms
t _{DC drop2}	DC drop without V _{SB} leaving regulation	I _{1 nom} , I _{SB nom}	6			ms
t _{V1 holdup}	Loss of DC to V_1 leaving regulation	See chapter INPUT				
t _{VSB holdup}	Loss of DC to V_{SB} leaving regulation	See chapter INPUT				
t₽WOK_H del	Outputs in regulation to PWOK_H asserted		5		400	ms
t₽WOK_H warn	Warning time from de-assertion of PWOK_H to V_1 leaving regulation		0			ms
t _{PWOK_H holdup}	Loss of DC to PWOK_H de-asserted		2			ms
tpwok_H low	Time PWOK_H is kept low after being de-asserted		100			ms
tPSON_L V1 on	Delay PSON_L active to V_1 in regulation		5		400	ms
tpson_L V1 off	Delay PSON_L de-asserted to V_1 disabled			50		ms
tpson_l pwok_h	Delay PSON_L de-asserted to PWOK_H de-asserted				4	ms
t _{V1 off}	Time V_1 is kept off after leaving regulation			1		s
t _{VSB off}	Time V _{SB} is kept off after leaving regulation			1		s

³ At repeated ON-OFF cycles the start-up times can be increased by 1 s



10.8 LED INDICATOR

The front-end has one front LED showing the status of the supply. The LED is bi-colored: green and amber, and indicates DC input and DC output power presence and warning or fault conditions. *Table 1* below lists the different LED status.

OPERATING CONDITION ⁴	LED SIGNALING
No Vi or DC Line in UV condition, VsB not present from paralleled power supplies	Off
PSON_L High	Blinking Green 1 Hz
No DC or DC Line in UV condition, VsB present from paralleled power supplies	
V_1 or V_{SB} out of regulation	
Over temperature shutdown	Solid Amber
Output over voltage shutdown ($\mbox{\it I}\mbox{\it I}$ or $\mbox{\it VSB}$)	Solid Ambei
Output over current shutdown (V_1 or V_{SB})	
Fan error (>55%)	
Over temperature warning	Diploing Ambox 1 Liz
Minor fan regulation error (>45%, <45%)	Blinking Amber 1 Hz
Firmware boot loading in process	Blinking Green 2 Hz
Outputs V ₁ and V _{SB} in regulation	Solid Green

Table 1. LED Status

⁴ The order of the criteria in the table corresponds to the testing precedence in the controller



Asia-Pacific

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

11. I2C / POWER MANAGEMENT BUS COMMUNICATION

The PET front-end is a communication Slave device only; it never initiates messages on the I²C/SMBus by itself. The communication bus voltage and timing is defined in *Table 2* and further characterized through:

- The SDA/SCL IOs use 3.3 V logic levels
- External pull-up resistors on SDA/SCL required for correct signal edges
- Full SMBus clock speed of 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognizes any time Start/Stop bus conditions




Figure 13. Physical Layer of Communication Interface

Communication to the DSP or the EEPROM will be possible as long as the input DC voltage is provided. If no DC is present, communication to the unit is possible as long as it is connected to a life VSB output (provided e.g. by the redundant unit). If only V1 is provided, communication is not possible.

PARAMETER	DESCRIPTION	CONDITION	MIN	MAX	UNIT
SCL / SDA					
V _{iL} In	put low voltage		-0.5	1.0	V
V _{iH} In	put high voltage		2.3	3.5	V
V _{hys} In	put hysteresis		0.15		V
V₀L O	output low voltage	3 mA sink current	0	0.4	V
t _r Ri	ise time for SDA and SCL		20+0.1C _b ¹	300	ns
t _{of} O	utput fall time ViHmin → ViLmax	$10 \ pF < C_b{}^1 < 400 \ pF$	20+0.1C _b ¹	250	ns
/ _i In	put current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10	10	μΑ
G In	iternal Capacitance for each SCL/SDA			50	pF
f _{SCL} Sc	CL clock frequency		0	100	kHz
R _{pull-up} Ex	xternal pull-up resistor	f _{SCL} ≤ 100 kHz		1000 ns / C_{b}^{1}	Ω
t _{HDSTA} He	old time (repeated) START	f _{SCL} ≤ 100 kHz	4.0		μS
t _{Low} Lo	ow period of the SCL clock	f _{SCL} ≤ 100 kHz	4.7		μS
<i>t</i> HIGH Hi	igh period of the SCL clock	f _{SCL} ≤ 100 kHz	4.0		μS
tsusta Se	etup time for a repeated START	f _{SCL} ≤ 100 kHz	4.7		μS
t _{HDDAT} Da	ata hold time	f _{SCL} ≤ 100 kHz	0	3.45	μS
t _{SUDAT} Da	ata setup time	f _{SCL} ≤ 100 kHz	250		ns
t _{SUSTO} Se	etup time for STOP condition	f _{SCL} ≤ 100 kHz	4.0		μS
t _{BUF} Bu	us free time between STOP and START	f _{SCL} ≤ 100 kHz	5		ms

 $^{^{1}}$ Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF

Table 2. PC / SMBus Specification




Figure 14. PC / SMBus Timing



ADDRESS SELECTION

The address for I²C communication can be configured by pulling address input pins A1 and A0 either to GND (Logic Low) or leave them open (Logic High). An internal pull up resistor will cause the A0/A1 and A2 pin to be in High Level if left open. A fixed addressing offset exists between the Controller and the EEPROM.

A2 ²⁾	A1	A0	I2C Address 1)				
AZ '	AI	AU	Controller	EEPROM			
0	0	0	0xB0	0xA0			
0	0	1	0xB2	0xA2			
0	1	0	0xB4	0xA4			
0	1	1	0xB6	0xA6			
1	0	0	0xB8	0xA8			
1	0	1	0xBA	0xAA			
1	1	0	0xBC	0xAC			
1	1	1	0xBE	0xAE			

¹⁾ The LSB of the address byte is the R/W bit.

Table 3. Address and Protocol Encoding

11.1 SMBALERT_L OUTPUT

The SMBALERT_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events. It is asserted (pulled Low) at Shutdown or Warning events such as reaching temperature warning/shutdown threshold of critical component, general failure, over-current, over-voltage, under-voltage or low-speed of failed fan. This signal may also indicate the power supply is operating in an environment exceeding the specified limits.

The SMBAlert signal is asserted simultaneously with the LED turning to solid amber or blinking amber.

PARAMETER SMB_ALERT_L		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
V _{ext}	Maximum External Pull up Voltage				12	V
Іон	Maximum High Level Leakage Current	No Failure or Warning condition, $V_0 = 12 \text{ V}$			10	μΑ
Vol	Output Low Level Voltage	Failure or Warning condition, Isink < 4 mA	0		0.4	V
R _{pull up}	Internal Pull up Resistor to internal 3.3 V			None		
IOL	Maximum Sink Current	<i>V</i> _O < 0.4 V			4	mA




Figure 15. SMBALERT_L connection



Asia-Pacific

Europe, Middle East

North America +1 408 785 5200

+86 755 298 85888

+353 61 225 977

²⁾ A2 is used on the standard model only.

On special models (e.g. PET2000-12-074ND020) the connector PIN is used for IN_OK functionality. These models have only two addressing pins A0 and A1. A2 is set to 0 inside firmware by default.

11.2 CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I²C bus physical layer (see *Figure 16*) and can be accessed under different addresses, see ADDRESS SELECTION. The SDA/SCL lines are connected directly to the controller and EEPROM which are supplied by internal 3.3 V.

The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.





Figure 16. PC Bus to DSP and EEPROM

11.3 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.


WRITE

The write command follows the "SMBus 1.1 Write Byte Protocol". After the device address with the write bit cleared, the Two Byte Data Address is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.



READ

The read command follows the "SMBus 1.1 Read Byte Protocol". After the device address with the write bit cleared the two byte data address is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.





11.4 POWER MANAGEMENT BUS PROTOCOL


The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at: www.powerSIG.org.

Power Management Bus command codes are not register addresses. They describe a specific command to be executed. The PET2000-12-074ND supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- · Recognized any time Start/Stop bus conditions

WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See PET2000-12-074NA / PET2000-12-074ND Power Management Bus Communication Manual URP.00234 for further information.




READ

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See PET2000-12-074NA/ PET2000-12-074ND Power Management Bus Communication Manual URP.00234 for further information.





11.5 GRAPHICAL USER INTERFACE

The Bel Power Solutions provides with its "I²C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the PET2000-12-074xD Front-End. The utility can be downloaded on:

belfuse.com/power-solutions and supports both the PSMI and Power Management Bus protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view the power supply can be controlled and monitored.

If the GUI is used in conjunction with the YTM.00046 Evaluation Board it is also possible to control the PSON_L pin(s) of the power supply.

Further there is a button to disable the internal fan for approximately 10 seconds. This allows the user to take input power measurements without fan consumptions to check efficiency compliance to the Climate Saver Computing Platinum specification.

The monitoring screen also allows to enable the hot-standby mode on the power supply. The mode status is monitored and by changing the load current it can be monitored when the power supply is being disabled for further energy savings. This obviously requires 2 power supplies being operated as a redundant system (as in the evaluation kit).

NOTE: The user of the GUI needs to ensure that only one of the power supplies have the hot-standby mode enabled.




Figure 17. Monitoring dialog of the PC Utility

12. TEMPERATURE AND FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The PET2000-12-074ND is provided with a rear to front airflow, which means the air enters through the DC-output of the supply and leaves at the DC-inlet. The PET2000-12-074RD is provided with a front to rear airflow, which means the air enters through the DC-input of the supply and leaves at the DC-output. The PET2000-12-074xD power supply has been designed for horizontal operation.






Figure 18. Airflow direction PET2000-12-074ND




Figure 19. Airflow direction PET2000-12-074RD

The fan inside of the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature. *Figure 20* illustrates the programmed fan curves.




Figure 20. Fan speed vs. main output load

The PET2000-12-074xD provides access via I^2C to the measured temperatures of sensors within the power supply, see *Table 4*. The microprocessor is monitoring these temperatures and if warning threshold of one of these sensors is reached it will set fan to maximum speed. If temperatures continue to rise above shut down threshold the main output V_7 (or V_{SB} if auxiliary converter is affected) will be disabled. At the same time, the warning or fault condition is signalized accordingly through LED, PWOK_H and SMBALERT_L.

TEMPERATURE SENSOR	DESCRIPTION / CONDITION	REGISTER	WARNING THRESHOLD	SHUT DOWN THRESHOLD
Inlet Air Temperature	PET2000-12-074ND Sensor located on control board close to DC end of power supply (card edge connector)	Ox8D	77°C	80°C
	PET2000-12-074RD Sensor located next to the fan of power supply		67°C	70°C
Synchronous Rectifier	Sensor located on secondary side of DC/DC stage	0xD6	95°C	105°C
Primary Heat Sink	Sensor located next to the heat sink	0x8E	95°C	105°C

Table 4. Temperature sensor location and thresholds



Asia-Pacific Europe, Middle East


North America

13. MAXIMUM OUTPUT POWER VERSUS INLET TEMPERATURE FOR SAFETY COMPLIANCY

For safety compliant operation the power supply needs to be operating inside the specified operating conditions. The PET2000-12-074xD modules have different power derating behavior which are mainly dependent on the air flow direction and the ambient conditions.

PET2000-12-074ND

Above 55°C the maximum output power is reduced with rising temperature. *Figure 21* illustrates these maximum current and power levels.







Figure 21. Maximum current and power levels PET2000-12-074ND

PET2000-12-074RD

Above 40°C the maximum output power is reduced with rising temperature. *Figure 22* illustrates these maximum current and power levels.






Figure 22. Maximum current and power levels PET2000-12-074RD



14. ELECTROMAGNETIC COMPATIBILITY

14.1 IMMUNITY

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LED, connector body)	Α
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	Α
Radiated Electromagnetics Filed	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation, 1μs Pulse Modulation, 10 kHz 2 GHz	Α
Burst	IEC / EN 61000-4-4, Level 3 DC input port ±2 kV, 1 minute	Α
Surge	IEC / EN 61000-4-5; NEBS GR-1089-CORE Issue 6 Common mode: ±1 kV (2 Ohm) Differential mode: ±1 kV (2 Ohm)	А
RF Conducted Immunity	IEC / EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	Α

14.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN 55032 / CISPR 22: 0.15 30 MHz, QP and AVG, single power supply	Class A - 6 dB
Radiated Emission	EN 55032 / CISPR 22: 30 MHz 1 GHz, QP, single power supply	Class A - 6 dB
Acoustical Noise	Distance at bystander position, 25°C, 50% Load	65 dBA

15. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 60950, and UL 60950. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARAMETER	DESCRIPTION / CONDITION	NOTE
Agency Approvals	UL 60950-1 2 nd Edition CAN/CSA-C22.2 No. 60950-1-07 2 nd Edition IEC 60950-1: 2005 EN 62368-1: 2014 EN 60950-1: 2006 NEMKO EAC CQC GB4943.1-2011 TP TC 004/2011	Approved
	Input plus to chassis; 1414V for 1 minute	Basic
Isolation Strength	Input minus to chassis; 1414V for 1 minute	Basic
	Output to chassis	None (Direct connection)
Croopage / Clearance	Primary to chassis (PE)	>2 mm
Creepage / Clearance	Primary to secondary	>2



Asia-Pacific E

Europe, Middle East

North America

+86 755 298 85888

+353 61 225 977

16. ENVIRONMENTAL

PARAM	ETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
TA	Ambient Temperature	Up to 1'000m ASL, PET2000-12-074ND Up to 1'000m ASL, PET2000-12-074RD Linear derating from 1'000 to 3048 m ASL PET2000-12-074ND PET2000-12-074RD	-5 -5		+55 +40 +45 +30	°C °C °C
TAext	Extended Temp. Range	PET2000-12-074ND PET2000-12-074RD			70 55	°C
TS	Storage Temperature	Non-operational	-20		+70	°C
	Altitude	Operational, above Sea Level	-		3'048	m
	Aintude	Non-operational, above Sea Level	-		10'600	m
	Shock, operational	Half sine, 11ms, 10 shocks per direction,			1	g peak
	Shock, non-operational	6 directions			30	g peak
	Vibration, sinusoidal, operational	IEC/EN 60068-2-6, sweep 5 to 500 to 5 Hz, 1			1	g peak
	Vibration, sinusoidal, non-operational	octave/min, 5 sweep per axis			4	g peak
	Vibration, random, operational	7.7grms 30min, 3 axes operational			7.7	Grms
	Vibration, random, non-operational	IEC/EN 60068-2-64, 5 to 500 Hz, 1 hour per axis			0.025	g²/Hz

17. RELIABILITY

PARAN	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
MTBF	Mean time to failure	According Bellcore TR-TSY-000332, Issue 3 $T_A = 25^{\circ}\text{C}$, $V_I = -48 \text{ VDC}$, $0.5 \cdot I_{1 \text{ nom}}$, $I_{SB \text{ nom}}$	683			kh
	Francisco de life timo e	$T_A = 25$ °C, $V_i = -48$ VDC, $0.7 \cdot I_{1 \text{ nom}}$, $I_{SB \text{ nom}}$	7			
	Expected life time	$T_A = 55^{\circ}\text{C}, \ V_i = -48 \ \text{VDC}, \ I_{1 \ nom}, \ I_{SB \ nom}$	2			years

18. MECHANICAL

PARAM	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Width		73.5		mm
	Dimensions *	Heigth		40.0		mm
		Depth		265.0		mm
m	Weight			1.2		kg

^{*} Dimensions in mm, tolerances acc. ISO 2768 ()-H, unless otherwise stated: 0.5-30: \pm 0.2; 30-120: \pm 0.3; 120-400: \pm 0.5






Figure 23. Top and side view with the connector added




Figure 24. Front view

Figure 25. Rear view

A screw added on the PET2000-12-074xD side prevents the unit from being inserted into system with standard INTEL connector. Systems using PET2000-12-074xD must have a slot of \emptyset 6 mm x 14 mm implemented to allow the unit to be inserted. The maximum size of the screw head is \emptyset 6mm and height 2.12 mm.





Figure 26. Polarizing screw

19. CONNECTORS

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
DC inlet	Receptacle: Amphenol # C10-730138-000, 3.6 mm Plug: Amphenol # C10-747100-000, for 6 AWG (black) Amphenol # C10-638974-000, for 6 AWG (gray) Amphenol # C10-747442-000, for 4 AWG (black) Input wire harness (with black plug): Amphenol # CR-302001-257				
DC diameter requirement	Wire size	6		4	AWG
Output connector	25-Pin PCB card edge				
Manufacturer: FCI Electronics Manufacturer P/N: 10130248-005LF or 10139371-1824CLF (see <i>Figure 28</i> for options) BEL P/N: ZES.00678 Refer to Table 20 and Table 21 respectively for the pin assignment, as the FCI pin definition of the 2 connectors are different					




Figure 27. 10130248-005LF Rear view



Pin definition for mating output connector 10130248-005LF (refer to Figure 27)

PIN	SIGNAL NAME	DESCRIPTION
P1 ~ P10	GND	Power and signal ground (return)
P29 ~ P36	GND	Power and signal ground (return)
P11 ~ P18	V1	+12 VDC main output
P19 ~ P28	V1	+12 VDC Main output
S1	A0	I ² C address selection input
S2	A1	120 address selection input
S3, S4, S21, S22	VSB	+12 V Standby positive output
S 5	NC	Not used
S6	ISHARE	Analog current share bus
S 7	Reserved	For future use, keep open circuit
S8	PRESENT_L	Power supply seated, active-low
	A2	I2C address selection input (on standard models)
S 9	or IN OK	or Input voltage OK signal output, active-high (e.g. For PET2000-12-074ND0200)
S10 ~ S15	GND	Power and signal ground (return)
S16	PWOK_H	Power OK signal output, active-high
S17	V1 SENSE	Main output positive sense
S18	V1_SENSE_R	Main output negative sense
S19	SMB_ALERT_L	SMB Alert signal output, active-low
S20	PSON_L	Power supply on input, active-low
S23	SCL	I ² C clock signal line
S24	SDA	I ² C data signal line

Table 5. Output connector pin assignment for 10130248-005LF






Figure 28. Mating connector drawing page 1






Figure 29. Mating connector drawing page 2






Figure 30. Mating connector drawing page 3




Figure 31. 10139371-1824CLF Rear view



Pin definition for mating output connector 10139371-1824CLF (refer to Figure 31)

PIN	SIGNAL NAME	DESCRIPTION
P1 ~ P5	GND	Power and signal ground (return)
P15 ~ P18	GND	rowel and signal ground (return)
P6 ~ P9	V1	+12 VDC main output
P10 ~ P14	V1	+12 VDO main output
S1	A0	I ² C address selection input
S2	A1	1-0 address selection input
S3, S4, S21, S22	VSB	+12 V Standby positive output
S 5	NC	Not used
S6	ISHARE	Analog current share bus
S7	Reserved	For future use, keep open circuit
S8	PRESENT_L	Power supply seated, active-low
	A2	I2C address selection input (on standard models)
S 9	or IN_OK	or Input voltage OK signal output, active-high (e.g. For PET2000-12-074ND0200)
S10 ~ S15	GND	Power and signal ground (return)
S16	PWOK_H	Power OK signal output, active-high
S17	V1_SENSE	Main output positive sense
S18	V1_SENSE_R	Main output negative sense
S19	SMB_ALERT_L	SMB Alert signal output, active-low
S20	PSON_L	Power supply on input, active-low
S23	SCL	I ² C clock signal line
S24	SDA	I ² C data signal line

Table 6. Output connector pin assignment for 10139371-1824CLF



20. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	I ² C Utility Windows XP/Vista/7 compatible GUI to program, control and monitor Front-End power supplies (and other I ² C units)	ZS-00130	belfuse.com/power-solutions
	Evaluation Board Connector board to operate PET2000-12-074NA and PET2000-12-074ND. Includes an on-board USB to I ² C converter (use <i>FC Utility</i> as desktop software).	YTM.00046	belfuse.com/power-solutions

21. REVISION HISTORY

DATE	REVISION	ISSUE	PREPARED BY	APPROVED BY	ECO/MCO REFERENCE NO
2019/10/30	AH		r.kaelin	j.schumann	C96708

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

