

# austriamicrosystems AG

is now

# ams AG

The technical content of this austriamicrosystems datasheet is still valid.

## **Contact information:**

Headquarters: ams AG Tobelbaderstrasse 30 8141 Unterpremstaetten, Austria Tel: +43 (0) 3136 500 0 e-Mail: ams\_sales@ams.com

Please visit our website at www.ams.com

# Datasheet

## AS1710/AS1712 High-Output-Drive, 10MHz, 10V/µs, Rail-to-Rail I/O Op Amps with Shutdown

## 1 General Description

The AS1710/AS1712 are low-offset, high-output CMOS op-amps that deliver 200mA of peak output current from a single supply (2.7V to 5.5V).

These devices were specifically designed to drive typical headset levels (32 $\Omega$ ), as well as bias RF power amplifiers for wireless handset applications.

The devices are available as the standard products shown in Table 1. See also Ordering Information on page 18.

Table 1. Standard Products

Model	Description	Package
AS1710A	Single Op Amp with Shutdown	SC70-6
AS1710B	Single Op Amp	SC70-5
AS1712A	Quad Op Amp with Shutdown	TQFN-16 (3x3mm)

These rail-to-rail I/O, wide-bandwidth amplifiers exhibit a high slew rate of  $10V/\mu s$  and a gain-bandwidth product of 10MHz.

The integrated shutdown feature (not included in B versions) drives the output low.


These devices operate over the entire industrial temperature range (-40 $^{\circ}$ C to +85 $^{\circ}$ C).

## 2 Key Features

- Constant Output Drive Capability: 50mA
- Rail-to-Rail Input and Output
- Supply Current: 1.6mA
- Single-Supply Operation: 2.7V to 5.5V
- Gain-Bandwidth Product: 10MHz
- High Slew Rate: 10V/µs
- Voltage Gain: 100dB (RLOAD = 100kΩ)
- Power-Supply Rejection Ratio: -85dB
- No Phase Reversal for Overdriven Inputs
- Unity-Gain Stable for Capacitive Loads: Up to 100pF
- Shutdown Mode (AS1710A) Current: 1nA typ
- Package Types:
  - SC70-6
  - SC70-5
  - TQFN-16 (3x3mm)

# 3 Applications

The devices are ideal for portable/battery-powered audio applications, portable headphone speaker drivers ( $32\Omega$ ), hands-free mobile phone kits, TFT panels, sound ports/cards, set-top boxes, biasing controls, DAC converter buffers, transformer/line drivers, motor drivers, and any other battery-operated audio device.




#### Figure 1. AS1710 - Typical Application

Datasheet - Pin Assignments



## 4 Pin Assignments

Figure 2. Pin Assignments (Top View)



## 4.1 Pin Descriptions

#### Table 2. Pin Descriptions

Pin Number	Pin Name	Description
	IN+	Non-inverting Input
	IN-	Inverting Input
	VDD	Positive Supply Input
See Figure 2	VSS	Negative Supply Input. This pin must be connected to ground in single-supply applications.
	SHDNN	Active Low Shutdown Control
	OUT	Amplifier Output
	Exposed Pad	Exposed Pad. This pin also functions as a heat sink. Solder it to a large pad or to the circuit-board ground plane to maximize power dissipation.

# 5 Absolute Maximum Ratings

Stresses beyond those listed in Table 3 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 4 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Table 3. Absolute Maximum Ratings

Parameter		Min	Max	Units	Comments
Electrical Parameters		-			
Supply Voltage (VDD to	o VSS)		+7	V	
Supply Voltage (All Othe	er Pins)	VSS - 0.3	VDD + 0.3	V	.0
Output Short-Circuit Dur VDD or VSS	ration to		1	S	
Thermal Information					
Continuous Rower Dissignation	SC70-5		247	mW	Derate at 31mW/ºC above 70ºC
Continuous Power Dissipation	SC70-6		245	mvv	Derate at 31mw/=C above 70=C
Thermal Resistance $\Theta$ JA TQFN-16 (3x3mm)			33	°C/W	on PCB
Temperature Ranges and Storag	e Conditions	1			
Storage Temperature I	Range	-65	+150	°C	X
Junction Temperature			+150	°C	
Package Body Temperature		C	+260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with <i>IPC/</i> <i>JEDEC J-STD-020 "Moisture/Reflow Sensitivity</i> <i>Classification for Non-Hermetic Solid State Surface</i> <i>Mount Devices".</i> The lead finish for Pb-free leaded packages is matte tin (100% Sn).
Humidity non-conder	nsing	5	85	%	
Moisture Sensitive L	evel		1		Represents a maximum floor life time of unlimited

Datasheet - Electrical Characteristics



# 6 Electrical Characteristics

All limits are guaranteed. The parameters with Min and Max values are guaranteed by production tests or SQC (Statistical Quality Control) methods.

## 6.1 DC Electrical Characteristics

Symbol	Parameter	Conditio	Min	Тур	Max	Unit	
ТАМВ	Operating Temperature Range		-40		+85	°C	
VDD	Supply Voltage Range	Inferred from Pov Rejection Rat	ver Supply io Test	2.7		5.5	V
VOFFSET	Input Offset Voltage			-3	0.6	+3	mV
IBIAS	Input Bias Current	VCM = VSS t	o VDD		50 <sup>1</sup>		рА
IOFFSET	Input Offset Current	VCM = VSS t	o VDD		50 <sup>1</sup>		pА
RIN	Input Resistance		>		1000 <sup>1</sup>		MΩ
VCM	Common Mode Input Voltage Range	Inferred from Com Rejection R		VSS		VDD	V
CMRR	Common Mode Rejection Ratio	VSS < VCM	< VDD	-45	-70		dB
PSRR	Power Supply Rejection Ratio	VDD = 2.7 to 5.5V		-70	-85		dB
ROUT	Shutdown Output Impedance	VSHDNN = 0V (A		130 <sup>1</sup>		Ω	
OUT-SHDNN	Shutdown Output Voltage		VSHDNN = 0V, RLOAD = $2k\Omega$ to VDD (A-Versions)			300	mV
			RLOAD = $100k\Omega$	85	100		
AVOL	Large Signal Voltage Gain	VSS + 0.20V < VOUT < VDD - 0.20V	$RLOAD = 2k\Omega$	79	92		dB
		·	$RLOAD = 200\Omega$	69	80		
		VDD - VOH or	$RLOAD = 32\Omega$		350	650	
VOUT Output Voltage Swing	VOL - VSS	RLOAD = $200\Omega$		70	120	mV	
			$RLOAD = 2k\Omega$		9	20	
		VDD - VOH or	ILOAD = 10mA, VDD = 2.7V		55	100	
	Output Voltage	VOL - VSS	ILOAD = 30mA, VDD = 5V		100	mV 180	
IOUT	Output Source/Sink Current	VDD = 2.7V, V- = VCM, V+ = VCM±100mV			100		mA
		VDD = 5. V- = VCM, V+ = V0		200		IIIA	
IDD	Quiescent Supply Current per	VDD = 2.7V, VCM	$\Lambda = VDD/2$		1.6	3.2	mA
100	Op Amp Output	VDD = 5.0V, VCM	$\Lambda = VDD/2$		2.3	4.6	
IDD-SHDNN	Shutdown Supply Current per Op Amp (A-Versions)	VSHDNN = 0V	VDD = 2.7V		1	2000 <sup>1</sup>	nA
20	SHDNN Logic Threshold	Shutdown M	Node		VSS + 0.3		V
	(A-Versions)	Normal Ope	ration		VDD - 0.3		v
	SHDNN Input Bias Current	VSS < VSHDNN < VD	D (A-Versions)		50 <sup>1</sup>		pА

1. Guaranteed by design.

Datasheet - Electrical Characteristics

## 6.2 AC Electrical Characteristics


VDD = 2.7V, VSS = 0V, VCM = VDD/2, VOUT = VDD/2, RLOAD = Infinite, VSHDNN = VDD, Typical values at TAMB = 25°C.

Table 5. AC Electrical Characteristics

GBWP     Gain-E       FPBW     Full-F       SR     P       PM     P       GM     C       THD+N     Total H       CIN     Input       en     Voltag       Capaci     Capaci       tSHDN     SF       tENABLE     Enable T	Parameter -Bandwidth Product -Power Bandwidth Slew Rate Phase Margin Gain Margin <sup>1</sup> Harmonic Distortion Plus Noise put Capacitance age-Noise Density <sup>1</sup> ucitive-Load Stability Shutdown Time (AS1710A) Power-Up Time	Conditions         VCM = VDD/2         VOUT = 2VP-P, VDD = 5V         f = 10kHz, VOUT = 2VP-P, AVCL = 1         f = 1kHz         f = 10kHz         AVCL = 1V/V, no sustained oscillation		Typ           10           2.5           10           70           15           0.05           6           15           10           10           70           15           0.05           6           15           10           100           1           7           20	Max	Un MH V/μ de du du v p p μ μ μ n
FPBW     Full-F       SR     PM       PM     PP       GM     C       THD+N     Total H       CIN     Input       en     Voltage       tSHDN     SH       tENABLE     Enable T       tON     Pot	-Power Bandwidth Slew Rate Phase Margin Gain Margin <sup>1</sup> Harmonic Distortion Plus Noise put Capacitance age-Noise Density <sup>1</sup> actitive-Load Stability Shutdown Time (AS1710A)	VOUT = 2VP-P, VDD = 5V           f = 10kHz, VOUT = 2VP-P, AVCL = 1           f = 1kHz           f = 1kHz           f = 10kHz		2.5 10 70 15 0.05 6 15 10 100 1 1 7		Μ V// dd d d g p p r V// p p μ μ
SR PM P GM P GM C THD+N Total H CIN Inp en Voltag en Voltag tSHDN SF tENABLE Enable T tON PC	Slew Rate Phase Margin Gain Margin <sup>1</sup> Harmonic Distortion Plus Noise put Capacitance age-Noise Density <sup>1</sup> citive-Load Stability Shutdown Time (AS1710A) Time from Shutdown (AS1710A)	f = 10kHz, VOUT = 2VP-P, AVCL = 1 f = 1kHz f = 1kHz f = 10kHz		10 70 15 0.05 6 15 10 100 1 1 7		۷/۷ ۵ ۰ ۰ ۷/۷n -۰ 4
PM     P       GM     C       THD+N     Total H       CIN     Inpr       en     Voltag       tSHDN     Capaci       tENABLE     Enable T       tON     P	Phase Margin Gain Margin <sup>1</sup> Harmonic Distortion Plus Noise put Capacitance age-Noise Density <sup>1</sup> active-Load Stability Shutdown Time (AS1710A) Time from Shutdown (AS1710A)	f = 1kHz f = 10kHz		70 15 0.05 6 15 10 100 1 1 7		b b VVn - 4 4 4 4
GMCTHD+NTotal HCINInputenVoltageenCapacittSHDNShtENABLEEnable TtONPot	Gain Margin <sup>1</sup> Harmonic Distortion Plus Noise put Capacitance age-Noise Density <sup>1</sup> active-Load Stability Shutdown Time (AS1710A) Time from Shutdown (AS1710A)	f = 1kHz f = 10kHz		15 0.05 6 15 10 100 1 7		م ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب
THD+N     Total H       CIN     Inpr       en     Voltag       en     Capaci       tSHDN     Sh       tENABLE     Enable T       tON     Pot	Harmonic Distortion Plus Noise put Capacitance age-Noise Density <sup>1</sup> active-Load Stability Shutdown Time (AS1710A) Time from Shutdown (AS1710A)	f = 1kHz f = 10kHz		0.05 6 15 10 100 1 7		- nV/ F
I HD+N       CIN     Inpl       en     Voltag       en     Capacit       tSHDN     St       tENABLE     Enable T       tON     Point	Plus Noise put Capacitance age-Noise Density <sup>1</sup> active-Load Stability Shutdown Time (AS1710A) Time from Shutdown (AS1710A)	f = 1kHz f = 10kHz		6 15 10 100 1 7		۹ /Vn با
en Voltag Capaci tSHDN St tENABLE Enable T tON Po	age-Noise Density <sup>1</sup> active-Load Stability Shutdown Time (AS1710A) Time from Shutdown (AS1710A)	f = 10kHz	ons	15 10 100 1 7		nV/ p μ
tSHDN Capacit tSHDN St tENABLE Enable T tON Po	citive-Load Stability Shutdown Time (AS1710A) Time from Shutdown (AS1710A)	f = 10kHz	ons	10 100 1 7		q 4 4
tSHDN Capacit tSHDN SP tENABLE Enable T tON Po	citive-Load Stability Shutdown Time (AS1710A) Time from Shutdown (AS1710A)		ons	100 1 7		4
tSHDN St tENABLE Enable T tON Po	Shutdown Time (AS1710A) Time from Shutdown (AS1710A)	AVCL = 1V/V, no sustained oscillation	ons	1		ł
tENABLE Enable T	(AS1710A) Time from Shutdown (AS1710A)			7		μ
tON Po	(AS1710A)	6				
	Power-Up Time			20		r
. Guaranteed by design.						J
	. 62					
(ecr						


# 7 Typical Operating Characteristics


 $VDD = 2.7V; VSS = 0V, VCM = VDD/2, VOUT = VDD/2, RLOAD = \infty, VSHDNN = VDD TAMB = +25^{\circ}C$  (unless otherwise specified).




#### Figure 5. PSRR vs. Frequency

1 echn














#### Figure 7. Supply Current vs. Temperature






















Figure 12. Output Voltage vs. Output Current, sinking








Figure 13. Output Swing High vs. Temperature














Figure 16. Transient Response, 100mV, 100pF load





Figure 18. Transient Response, 1V, 100pF load



*austriamicro*systems



#### Figure 19. Transient Response, 2V, 10pF load





Figure 20. Transient Response, 2V, 100pF load



< echilic

# 8 Application Information

#### 8.1 Package Power Dissipation

Caution: Due to the high output current drive, this op-amp can exceed the absolute maximum power-dissipation rating. Normally, when peak current is less than or equal to 40mA the maximum package power dissipation is not exceeded for any of the package types offered.

The absolute maximum power-dissipation rating of each package should always be verified. (EQ 1) gives an approximation of the package power dissipation:

PPACKAGEDISS  $\cong$  VRMS IRMS COS $\theta$ 


EQ 1

#### Where:

VRMS is the RMS voltage from VDD to VOUT when sourcing current, and from VOUT to VSS when sinking current. IRMS is the RMS current flowing in or out of the op-amp and the load.

 $\theta$  is the phase difference between the voltage and the current. For resistive loads, COS $\theta$  = 1.

#### Figure 21. Typical AS1710/AS1712 Single-Supply Application



VRMS can be calculated as:

VRMS  $\cong$  (VDD - VDC) + VPEAK / $\sqrt{2}$ 

(EQ 2)

(EQ 3)

#### Where:

VDC is the DC component of the output voltage.

VPEAK is the highest positive excursion of the AC component of the output voltage.

For the circuit shown in Figure 21:

 $VRMS = (3.6V - 1.8V) + 1.0V/\sqrt{2} = 2.507VRMS$ 

IRMS can be calculated as:

IRMS  $\cong$  IDC + (IPEAK/ $\sqrt{2}$ )

#### Where:

IDC is the DC component of the output current.

IPEAK is the highest positive excursion of the AC component of the output current.

For the circuit shown in Figure 21:

 $IRMS = (1.8V/32\Omega) + (1.0V/32\Omega)/\sqrt{2} = 78.4mARMS$ 

Therefore, for the circuit in Figure 21 the package power dissipation can be calculated as:


PPACKAGEDISS = VRMS IRMS  $COS\theta$  = 196mW

Adding a coupling capacitor improves the package power dissipation because there is no DC current to the load, as shown in Figure 22 on page 11.

Datasheet - Application Information

## 8.2 60mW Single-Supply Stereo Headphone Driver

Two AS1710 amplifiers can be used as a single-supply, stereo headphone driver. The circuit shown in Figure 22 can deliver 60mW per channel with 1% distortion from a single 5V supply.





In Figure 22, CIN and RIN form a high-pass filter that removes the DC bias from the incoming signal. The -3dB point of the high-pass filter is given by:

$$f-3dB = 1/(2\pi RINCIN) \tag{EQ 4}$$

Choose gain-setting resistors RIN and RF according to the amount of desired gain, keeping in mind the maximum output amplitude.

COUT blocks the DC component of the amplifier output, preventing DC current flowing to the load. The output capacitor and the load impedance form a high-pass filter with the -3dB point determined by:

$$f-3dB = 1/(2\pi RLOADCOUT)$$
(EQ 5)

For a  $32\Omega$  load, a  $100\mu$  F aluminum electrolytic capacitor gives a low-frequency pole at 50Hz.

#### 8.3 Rail-to-Rail Input Stage


The AS1710/AS1712 CMOS op-amps have parallel connected N- and P-channel differential input stages that combine to accept a commonmode range extending to both supply rails. The N-channel stage is active for common-mode input voltages typically greater than (VSS + 1.2V), and the p-channel stage is active for common-mode input voltages typically less than (VDD - 1.2V).


### 8.4 Rail-to-Rail Output Stage

The minimum output is within millivolts of ground for single- supply operation, where the load is referenced to ground (VSS). Figure 23 shows the input voltage range and the output voltage swing of an AS1710 connected as a voltage follower. The maximum output voltage swing is load dependent although it is guaranteed to be within 500mV of the positive rail (VDD = 2.7V) even with maximum load ( $32\Omega$  to ground).

Datasheet - Application Information

Figure 23. Rail-to-Rail Input/Output Range, 100k $\Omega$ 








#### 8.5 Input Capacitance

The parallel-connected differential input stages for rail-to-rail operation results in relatively large input capacitance CIN (6pF typ). This introduces a pole at frequency ( $2\pi R'CIN$ )-1, where R' is the parallel combination of the gain-setting resistors for the inverting or non-inverting amplifier configuration (Figure 25). If the pole frequency is less than or comparable to the unity-gain bandwidth (10MHz), the phase margin is reduced, and the amplifier exhibits degraded AC performance through either ringing in the step response or sustained oscillations.





The pole frequency is 10MHz when R' =  $2k\Omega$ . To maximize stability, R' <<  $2k\Omega$  is recommended.

To improve step response when  $R' > 2k\Omega$ , connect a small capacitor (CF) between the inverting input and output. CF can be calculated by:

$$CF = 6(R/RF)$$
 [pf]

(EQ 6)

RF is the feedback resistor. R is the gain-setting resistor.

Where:


Datasheet - Application Information

## 8.6 Driving Capacitive Loads

The AS1710/AS1712 amplifiers have a high tolerance for capacitive loads, and are stable with capacitive loads up to 100pF.

Figure 26 shows a typical non-inverting capacitive-load driving circuit in the unity-gain configuration.

Figure 26. Capacitive-Load Driving Circuit



Note: Resistor RISO improves the circuit's phase margin by isolating the load capacitor from the AS1710/AS1712 output.

#### 8.7 Power-Up

The AS1710/AS1712 typically settle within 5µs after power-up.

#### 8.8 Shutdown

When SHDNN (not included in B versions) is pulled low, supply current drops to  $0.5\mu$ A (per amplifier, VDD = 2.7V), the amplifiers are disabled, and their outputs are driven to VSS. Because the outputs are actively driven to VSS in shutdown, any pull-up resistor on the output causes a current drain from the supply.

Note: Pulling SHDNN high enables the amplifier. In the AS1712 the amplifiers shutdown in pairs.

When exiting shutdown, there is a  $6\mu$ s delay before the amplifier output becomes active.

#### 8.9 Power Supplies and Layout


The AS1710/AS1712 can operate from a single 2.7 to 5.5V supply or from dual  $\pm 1.35$  to  $\pm 2.5V$  supplies. Good design improves device performance by decreasing the amount of stray capacitance at the op-amp inputs/outputs.

- For single-supply operation, bypass the power supply with a 0.1µF ceramic capacitor.
- For dual-supply operation, bypass each supply to ground.
- Decrease stray capacitance by placing external components close to the op-amp pins, minimizing trace and lead lengths.

# 9 Package Drawings and Markings


The devices are available in a SC70-5, SC70-6, and TQFN-16 (3x3mm) package.

Figure 27. SC70-5 Package




- 2. All dimensions are in millimeters. Angles are in degrees.
- 3. Datums A and B to be determined at datum H.

Figure 28. SC70-6 Package



- 2. All dimensions are in millimeters. Angles are in degrees.
- 3. Datums A and B to be determined at datum H.

Figure 29. TQFN-16 (3x3mm)



- - 1. Dimensions and tolerancing conform to ASME Y14.5M-1994.
  - 2. All dimensions are in millimeters. Angles are in degrees.
  - 3. Coplanarity applies to the exposed heat slug as well as the terminal.
  - 4. Radius on terminal is optional.
  - 5. N is the total number of terminals.

0.10

0.05

0.08

0.10

16

-

-

-

-

ccc

ddd

eee

fff

Ν

-

-

-

-



## **Revision History**

Revision	Date	Owner	Description
1.8	-	-	Initial revision
1.9	01 Aug, 2011	afe	Updated Electrical Characteristics (page 4), Package Drawings and Markings (page 14).

Note: Typos may not be explicitly mentioned under revision history.

Datasheet

# 10 Ordering Information

The device is available as the standard products shown in Table 6.

Table 6. Ordering Information

Ordering Code	Marking	Description	Delivery Form	Package
AS1710A-ASCT	AAA	Single Op Amp with Shutdown	Tape and Reel	SC70-6
AS1710B-ASCT	AAB	Single Op Amp	Tape and Reel	SC70-5
AS1712A-AQFT	ASO8	Quad Op Amp with Shutdown	Tape and Reel	TQFN-16 (3x3mm)

**Note:** All products are RoHS compliant and austriamicrosystems green. Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect

Technical Support is available at http://www.austriamicrosystems.com/Technical-Support

For further information and requests, please contact us mailto:sales@austriamicrosystems.com or find your local distributor at http://www.austriamicrosystems.com/distributor

Datasheet - Ordering Information

## Copyrights

Copyright © 1997-2011, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

#### Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



#### Contact Information

Headquarters austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

http://www.austriamicrosystems.com/contact