

January 1998

Fast CMOS 20-Bit Buffers

Features

- Advanced 0.6 micron CMOS Technology
- These Devices Are High-speed, Low Power Devices with High Current Drive
- V_{CC} = 5V ±10%
- · Hysteresis on All Inputs
- CD74FCT16827T
 - High Output Drive: IOH = -32mA; IOL = 64mA
 - Power Off Disable Outputs Permit "Live Insertion"
 - Typical V_{OLP} (Output Ground Bounce) < 1.0V at $V_{CC} = 5V, T_A = 25^{\circ}C$
- · CD74FCT162827T
 - Balanced Output Drivers: ±24mA
 - Reduced System Switching Noise
 - Typical VOLP (Output Ground Bounce) < 0.6V at $V_{CC} = 5V, T_{\Delta} = 25^{\circ}C$
- CD74FCT162H827T
 - **Bus Hold Retains Last Active Bus State During** Three-State
 - Eliminates the Need for External Pull-Up Resistors

Description

These devices are 20-bit wide bus drivers designed to provide buffering and high-performance bus interfacing for wide data/address paths or busses with parity. Two pair of nanded output enable controls allow the devices to be operated as two 10-bit buffers or as one 20-bit buffer. Signal pins are arranged in a flow-through organization for ease of layout and hysteresis is designed into all inputs to improve noise margin.

The CD74FCT16827T output buffers are designed with a Power-Off disable function allowing "live insertion" of boards when the devices are used as backplane drives.


The CD74FCT162827T has ±24mA balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The CD74FCT162H827T has "Bus Hold" which retains the input's last state whenever the input goes to high impedance preventing "floating" inputs and eliminating the need for pullup/down resistors.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.		
CD74FCT16827ATMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT16827ATSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT16827BTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT16827BTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT16827CTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT16827CTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT16827DTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT16827DTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT16827ETMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT16827ETSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162827ATMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162827ATSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162827BTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162827BTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162827CTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162827CTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162827DTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162827DTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162827ETMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162827ETSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162H827ATMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162H827ATSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162H827BTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162H827BTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162H827CTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162H827CTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162H827DTMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162H827DTSM	-40 to 85	56 Ld SSOP	M56.300-P		
CD74FCT162H827ETMT	-40 to 85	56 Ld TSSOP	M56.240-P		
CD74FCT162H827ETSM	-40 to 85	56 Ld SSOP	M56.300-P		

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.



Functional Block Diagram



TRUTH TABLE (NOTE 1)

	INPUTS					
x ^{ŌE} 1	_X ŌE ₂	χ Α χ	χΥχ			
L	L	L	L			
L	L	Н	Н			
Н	Х	Х	Z			
Х	Н	Х	Z			

NOTE:

1. H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Z = High Impedance

Pin Descriptions

PIN NAME	DESCRIPTION				
$\chi \overline{OE} \chi$	Output Enable Inputs (Active LOW)				
χAχ	Data Inputs (Note 2)				
хҮх	Three-State Outputs				

NOTE:

For the CD74FCT162H827T, these pins have "Bus Hold". All other pins are standard, outputs, or I/Os.

Absolute Maximum Ratings Thermal Information DC Input Voltage-0.5V to 7.0V θ_{JA} (°C/W) Thermal Resistance (Typical, Note 3) **Operating Conditions** Operating Temperature Range -40°C to 85°C Maximum Storage Temperature Range -65°C to 150°C Supply Voltage to Ground Potential Maximum Lead Temperature (Soldering 10s)......300°C Inputs and V_{CC} Only.....-0.5V to 7.0V (Lead Tips Only) Supply Voltage to Ground Potential Outputs and D/O Only.....-0.5V to 7.0V CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

PARAMETER	SYMBOL	(NOTE 4 TEST CONDI	MIN	(NOTE 5) TYP	MAX	UNITS	
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{CC} = 5.0 \text{V} \pm 10\%$							
Input HIGH Voltage	V _{IH}	Guaranteed Logic HIGH Level		2.0	-	-	٧
Input LOW Voltage	V _{IL}	Guaranteed Logic LOW Level		-	-	0.8	٧
Input HIGH Current	lін	Standard Input, V _{CC} = Max	V _{IN} = V _{CC}	-	-	1	μΑ
Input HIGH Current	lін	Standard I/O, V _{CC} = Max	V _{IN} = V _{CC}	-	-	1	μΑ
Input HIGH Current	I _{IH}	Bus Hold Input (Note 7) V _{CC} = Max	V _{IN} = V _{CC}	-	-	±100	μΑ
Input HIGH Current	lн	Bus Hold I/O (Note 7) $V_{IN} = V_{CC}$ $V_{CC} = Max$		-	-	±100	μΑ
Input LOW Current	l _{IL}	Standard Input, V _{CC} = Min V _{IN} = GND		-	-	-1	μΑ
Input LOW Current	l _{IL}	Standard I/O, V _{CC} = Min V _{IN} = GND		-	-	-1	μΑ
Input LOW Current	lıL	Bus Hold Input (Note 7) $V_{IN} = GND$ $V_{CC} = Min$		-	-	±100	μΑ
Input LOW Current	lIL	Bus Hold I/O (Note 7) $V_{IN} = GND$ $V_{CC} = Min$		-	-	±100	μΑ
Bus Hold	Івнн	Bus Hold Input (Note 7)	V _{IN} = 2.0V	-50	-	-	μΑ
Sustain Current	I _{BHL}	V _{CC} = Min	V _{IN} = 0.8V	50	-	-	μΑ
High Impedance	lozh	V _{CC} = Max	V _{OUT} = 2.7V	-	-	1	μΑ
Output Current (Three-State) (Note 8)	l _{OZL}	V _{CC} = Max V _{OUT} = 0.5V		-	-	-1	μΑ
Clamp Diode Voltage	V _{IK}	V _{CC} = Min, I _{IN} = -18mA	-	-0.7	-1.2	٧	
Short Circuit Current	los	V _{CC} = Max (Note 6), V _{OUT} = 0	-80	-140	-200	mA	
Output Drive Current	lo	V _{CC} = Max (Note 6), V _{OUT} = 2.5V		-50	-	-180	mA
Input Hysteresis	V _H		-	100	-	mV	

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 4) TEST CONDITION	MIN	(NOTE 5) TYP	MAX	UNITS		
CD74FCT16827T OUTPUT DRIVE SPECIFICATIONS Over the Operating Range								
Output HIGH Voltage	V _{OH}	V_{CC} = Min, V_{IN} = V_{IH} or V_{IL}	I _{OH} = -3.0mA	2.5	3.5	-	٧	
			I _{OH} = -15.0mA	2.4	3.5	-	٧	
			I _{OH} = -32.0mA	2.0	3.0	-	٧	
Output LOW Voltage	V _{OL}	V_{CC} = Min, V_{IN} = V_{IH} or V_{IL}	I _{OL} = 64mA	-	0.2	0.55	٧	
Power Down Disable	loff	$V_{CC} = 0V$, V_{IN} or $V_{OUT} \le 4.5V$		-	-	±100	μΑ	
CD74FCT162827T, CI	074FCT162H	240T OUTPUT DRIVE SPECIFIC	CATIONS Over the O	perating Rar	ige			
Output HIGH Voltage	V _{OH}	V_{CC} = Min, V_{IN} = V_{IH} or V_{IL}	I _{OH} = -24.0mA	2.4	3.3	-	٧	
Output LOW Voltage	V _{OL}	V_{CC} = Min, V_{IN} = V_{IH} or V_{IL}	I _{OL} = 24mA	-	0.3	0.55	٧	
Output LOW Current	l _{ODL}	V_{CC} = 5V, V_{IN} = V_{IH} or V_{IL} , V_{OL}	_{JT} = 1.5V (Note 6)	60	115	150	mA	
Output HIGH Current	lodh	V_{CC} = 5V, V_{IN} = V_{IH} or V_{IL} , V_{OL}	_{JT} = 1.5V (Note 6)	-60	-115	-150	mA	
CAPACITANCE TA = 2	25°C, f = 1Ml							
Input Capacitance (Note 9)	C _{IN}	V _{IN} = 0V	-	4.5	6	pF		
Output Capacitance (Note 9)	C _{OUT}	V _{OUT} = 0V		-	5.5	8	pF	
POWER SUPPLY SPE	CIFICATION	IS						
Quiescent Power Supply Current	lcc	$V_{CC} = Max$ $V_{IN} = GND$ or V_{CC}		-	0.1	500	μΑ	
Supply Current per Input at TTL HIGH	Δlcc	V _{CC} = Max	V _{IN} = 3.4V (Note 10)	-	0.5	2.5	mA	
Supply Current per Input per MHz (Note 12)	ICCD	V _{CC} = Max, Outputs Open OE1 = OE2 = GND One Bit Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	-	60	100	μA/ MHz	
Current (Note 13) f _{CP}		V _{CC} = Max, Outputs Open f _{CP} = 10MHz, 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	-	0.6	1.5 (Note 12)	mA	
	$\overline{OE1} = \overline{OE2} = \overline{GND}$ $f_1 = 5MHz$ One Bit Toggling		V _{IN} = 3.4V V _{IN} = GND	-	0.9	2.3 (Note 12)	mA	
		V _{CC} = Max, Outputs Open f _{CP} = 10MHz	V _{IN} = V _{CC} V _{IN} = GND	-	3.0	5.5 (Note 12)	mA	
50% Duty Cycle		OE 1 = OE 2 = GND	V _{IN} = 3.4V V _{IN} = GND	-	8.0	20.5 (Note 12)	mA	


Switching Specifications Over Operating Range

			ΑΊ	Ī	ВТ		СТ	Г	та		ET		
PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	(NOTE 15) MIN	мах	UNITS
Propagation Delay $_{\chi}A_{\chi}$ to $_{\chi}Y_{\chi}$	t _{PLH,} t _{PHL}	$C_L = 50pF$ $R_L = 500\Omega$	1.5	8.0	1.5	5.0	1.5	4.4	1.5	3.8	1.5	3.2	ns
		C _L = 300pF (Note 15) R _L = 500Ω	1.5	15.0	1.5	13.0	1.5	10.0	1.5	7.5	1.5	7.0	ns
Output Enable Time	t _{PZH,} t _{PZL}	$C_L = 50pF$ $R_L = 500\Omega$	1.5	12.0	1.5	8.0	1.5	7.0	1.5	5.0	1.5	4.8	ns
		C _L = 300pF (Note 16) R _L = 500Ω	1.5	23.0	1.5	15.0	1.5	14.0	1.5	9.0	1.5	9.0	ns
Output Disable Time (Note 16)	t _{PHZ,} t _{PLZ}	$C_L = 5pF$ $R_L = 500\Omega$	1.5	9.0	1.5	6.0	1.5	5.7	1.5	4.3	1.5	4.0	ns
OE _N to Y _N		C _L = 50pF	1.5	10.0	1.5	7.0	1.5	6.0	1.5	4.3	1.5	4.0	ns
Output Skew (Note 17)	tsk(0)	$R_L = 500\Omega$	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	ns

NOTES:

- 4. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- 5. Typical values are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
- 6. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 7. Pins with Bus Hold are identified in the pin description.
- 8. This specification does not apply to bidirectional functionalities with Bus Hold.
- 9. This parameter is determined by device characterization but is not production tested.
- 10. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- 11. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 12. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- 13. IC = IQUIESCENT_+ INPUTS + IDYNAMIC
 - $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 - I_{CC} = Quiescent Current
 - ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 - D_H = Duty Cycle for TTL Inputs High
 - N_T = Number of TTL Inputs at D_H
 - I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - f_I = Input Frequency
 - N_I = Number of Inputs at f_I
 - All currents are in milliamps and all frequencies are in megahertz.
- 14. See test circuit and wave forms.
- 15. Minimum limits are guaranteed but not tested on Propagation Delays.
- 16. This parameter is guaranteed but not production tested.
- 17. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

Test Circuits and Waveforms



SWITCH POSITION

TEST	SWITCH
t _{PLZ} , t _{PZL}	Closed
t _{PHZ} , t _{PZH} , t _{PLH} , t _{PHL}	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.

 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

18. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{OUT} \leq$ 50 Ω ; $t_f, t_r \leq$ 2.5ns.

FIGURE 1. TEST CIRCUIT




FIGURE 2. ENABLE AND DISABLE TIMING




FIGURE 3. PROPAGATION DELAY

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

NORTH AMERICA

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747

(407) 729-4984 FAX: (407) 729-5321

EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400

