National Semiconductor is now part of Texas Instruments.

Search http://www.ti.com/ for the latest technical information and details on our current products and services.



LMH6601/LMH6601Q

250 MHz, 2.4V CMOS Operational Amplifier with Shutdown

General Description

The LMH6601 is a low voltage (2.4V – 5.5V), high speed voltage feedback operational amplifier suitable for use in a variety of consumer and industrial applications. With a bandwidth of 125 MHz at a gain of +2 and guaranteed high output current of 100 mA, the LMH6601 is an ideal choice for video line driver applications including HDTV. Low input bias current (50 pA maximum), rail-to-rail output, and low current noise allow the LMH6601 to be used in various industrial applications such as transimpedance amplifiers, active filters, or high-impedance buffers. The LMH6601 is an attractive solution for systems which require high performance at low supply voltages. The LMH6601 is available in a 6-pin SC70 package, and includes a micropower shutdown feature.

Features


 $\rm V_S=3.3V,\, T_A=25^{\circ}C,\, A_V=2$ V/V, $\rm R_L$ = 150 Ω to V-, unless specified.

- 125 MHz -3 dB small signal bandwidth
- 75 MHz -3 dB large signal bandwidth
- 30 MHz large signal 0.1 dB gain flatness
- 260 V/us slew rate
- 0.25%/0.25° differential gain/differential phase
- Rail-to-rail output
- 2.4V 5.5V single supply operating range
- 6-Pin SC70 Package
- LMH6601Q is AEC-Q100 grade 3 qualified and is manufactured on an automotive grade flow

Applications

- Video amplifier
- Charge amplifier
- Set-top box
- Sample & hold
- Transimpedance amplifier
- Line driver
- High impedance buffer
- Automotive

Response at a Gain of +2 for Various Supply Voltages



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 4)

 $\begin{array}{lll} \text{Human Body Model} & 2 \text{ kV} \\ \text{Machine Model} & 200V \\ \text{V}_{\text{IN}} \text{ Differential} & \pm 2.5 \text{ V} \end{array}$

Input Current $\pm 10 \text{ mA}$ Output Current $\pm 00 \text{ mA}$ (Note 3)

Supply Voltage (V+ – V-) 6.0V

Voltage at Input/Output Pins V++0.5V, V--0.5V

Storage Temperature Range -65°C to +150°C

Junction Temperature +150°C

Soldering Information

Infrared or Convection (20 sec.) 235°C
Wave Soldering (10 sec.) 260°C

Operating Ratings (Note 1)

Supply Voltage (V+ - V-) 2.4V to 5.5V Operating Temperature Range -40° C to $+85^{\circ}$ C

Package Thermal Resistance (θ_{JA})

6-pin SC70 414°C/W

5V Electrical Characteristics Single Supply with $V_S = 5V$, $A_V = +2$, $R_F = 604\Omega$, \overline{SD} tied to V+, $V_{OUT} = V_S/2$, $R_I = 150\Omega$ to V- unless otherwise specified. **Boldface** limits apply at temperature extremes. (Note 2)

Symbol	Parameter	Parameter Condition (No		Typ (Note 6)	Max (Note 6)	Units
Frequency D	omain Response		(11010-0)	(110000)	(**************************************	
SSBW	-3 dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}$		130		
SSBW_1		$V_{OUT} = 0.25 V_{PP}, A_V = +1$		250		MHz
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$		2.5		dB
Peak_1	Peaking	$V_{OUT} = 0.25 V_{PP}$		0		dB
LSBW	-3 dB Bandwidth Large Signal	V _{OUT} = 2 V _{PP}		81		MHz
Peak_2	Peaking	V _{OUT} = 2 V _{PP}		0		dB
0.1 dB BW	0.1 dB Bandwidth	V _{OUT} = 2 V _{PP}		30		MHz
GBWP_1k	Gain Bandwidth Product	Unity Gain, $R_L = 1 \text{ k}\Omega \text{ to V}_S/2$		155		
GBWP_150		Unity Gain, $R_L = 150\Omega$ to $V_S/2$		125		MHz
A _{VOL}	Large Signal Open Loop Gain	0.5V < V _{OUT} < 4.5V	56	66		dB
PBW	Full Power BW	$-1 \text{ dB, } A_V = +4, V_{OUT} = 4.2 V_{PP},$ $R_L = 150\Omega \text{ to } V_S/2$		30		MHz
DG	Differential Gain	4.43 MHz, 1.7V ≤ V_{OUT} ≤ 3.3V, R_L = 150Ω to V^-		0.06		%
DP	Differential Phase	4.43 MHz, 1.7V ≤ V_{OUT} ≤ 3.3V R _L = 150Ω to V ⁻		0.10		deg
Time Domaii	n Response					
TRS/TRL	Rise & Fall Time	0.25V Step		2.6		ns
OS	Overshoot	0.25V Step		10		%
SR	Slew Rate	2V Step		275		V/µs
T _S	Settling Time	1V Step, ±0.1%		50		no
T _{S_1}		1V Step, ±0.02%		220		ns
PD	Propagation Delay	Input to Output, 250 mV Step, 50%		2.4		ns
C_L	Cap Load Tolerance	$A_V = -1$, 10% Overshoot, 75 Ω in Series		50		pF
Distortion &	Noise Performance					
HD2	Harmonic Distortion (2 nd)	2 V _{PP} , 10 MHz		-56		dBc
HD2_1		4 V_{PP} , 10 MHz, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		-61		ubc
HD3	Harmonic Distortion (3rd)	2 V _{PP} , 10 MHz		-73		ما ٦٠
HD3_1		4 V_{PP} , 10 MHz, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		-64		dBc
THD	Total Harmonic Distortion	4 V_{PP} , 10 MHz, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		-58		
V _{N1}	Input Voltage Noise	>10 MHz		7		r
V _{N2}		1 MHz		10		nV/√Hz

Symbol	Parameter	Condition		Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
I _N	Input Current Noise	>1 MHz			50		fA/√Hz
Static, DC Pe	rformance			Į.			
V _{IO}	Input Offset Voltage				±1	±2.4 ±5.0	mV
DV _{IO}	Input Offset Voltage Average Drift	(Note 8)			-5		μV/°C
I _B	Input Bias Current	(Note 9)			5	50	pА
I _{os}	Input Offset Current	(Note 9)			2	25	pА
R _{IN}	Input Resistance	$0V \le V_{IN} \le 3.5V$			10		TΩ
C _{IN}	Input Capacitance				1.3		pF
+PSRR	Positive Power Supply Rejection Ratio	DC		55 51	59		dB
-PSRR	Negative Power Supply Rejection Ratio	DC		53 50	61		dB
CMRR	Common Mode Rejection Ratio	DC		56 53	68		dB
CMVR	Input Voltage Range	CMRR > 50 dB		V0.20	_	V+ - 1.5	V
I _{CC}	Supply Current	Normal Operation V _{OUT} = V _S /2			9.6	11.5 13.5	mA
		Shutdown SD tied to ≤ 0.5V (Note 5)			100		nA
VOH1	Output High Voltage (Relative to V+)	R _L = 150Ω to V-		-210 - 480	-190		
VOH2	1`	$R_L = 75\Omega$ to $V_S/2$			-190		mV
VOH3		$R_L = 10 \text{ k}\Omega \text{ to V}$		-60 - 110	-12		
VOL1	Output Low Voltage (Relative to V-)	$R_L = 150\Omega$ to V-			+5	+45 +125	
VOL2	1	$R_L = 75\Omega$ to $V_S/2$			+120		mV
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$			+5	+45 +125	
I _o	Output Current	V _{OUT} < 0.6V from Respective	Source		150		
O		Supply	Sink		180		
I _O _1		$V_{OUT} = V_S/2,$ $V_{ID} = \pm 18 \text{ mV (Note 10)}$	•	±100			mA
Load	Output Load Rating	THD < -30 dBc, f = 200 kHz, R _L tied to V _S /2, V _{OUT} = 4 V _{PP}			20		Ω
R _O _Enabled	Output Resistance	Enabled, A _V = +1			0.2		Ω
R _O _Disabled	Output Resistance	Shutdown			>100		ΜΩ
C _O _Disabled	Output Capacitance	Shutdown			5.0		pF
Miscellaneou	s Performance						
VDMAX	Voltage Limit for Disable (Pin 5)	(Note 5)		0		0.5	V
VDMIN	Voltage Limit for Enable (Pin 5)	(Note 5)		4.5		5.0	V
l _i	Logic Input Current (Pin 5)	SD = 5V (Note 5)			10		pА
V_{glitch}	Turn-on Glitch				2.2		V
T_{on}	Turn-on Time				1.4		μs
T_{off}	Turn-off Time				520		ns
Isolation _{OFF}	Off Isolation	1 MHz, $R_L = 1 \text{ k}\Omega$			60		dB
T_OL	Overload Recovery				<20		ns

3.3V Electrical Characteristics Single Supply with $V_S = 3.3V$, $A_V = +2$, $R_F = 604\Omega$, \overline{SD} tied to V^+ , $V_{OUT} = V_S/2$, $R_L = 150\Omega$ to V^- unless otherwise specified. **Boldface** limits apply at temperature extremes. (Note 2)

Symbol	Parameter	Condition	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
Frequency D	Oomain Response		,	, ,	,	
SSBW	-3 dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}$		125		
SSBW_1		$V_{OUT} = 0.25 V_{PP}, A_V = +1$		250		MHz
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$		3		dB
Peak_1	Peaking	V _{OUT} = 0.25 V _{PP}		0.05		dB
LSBW	-3 dB Bandwidth Large Signal	V _{OUT} = 2 V _{PP}		75		MHz
Peak_2	Peaking	V _{OUT} = 2 V _{PP}		0		dB
0.1 dB BW	0.1 dB Bandwidth	V _{OUT} = 2 V _{PP}		30		MHz
GBWP_1k	Gain Bandwidth Product	Unity Gain, $R_L = 1 \text{ k}\Omega$ to $V_S/2$		115		
GBWP_150		Unity Gain, $R_L = 150\Omega$ to $V_S/2$		105		MHz
A _{VOL}	Large Signal Open Loop Gain	0.3V < V _{OUT} < 3V	56	67		dB
PBW	Full Power BW	$-1 \text{ dB, } A_V = +4, V_{OUT} = 2.8V_{PP},$ $R_L = 150\Omega \text{ to } V_S/2$		30		MHz
DG	Differential Gain	4.43 MHz, 0.85V ≤ V_{OUT} ≤ 2.45V, R_L = 150Ω to V ⁻		0.06		%
DP	Differential Phase	4.43 MHz, 0.85V ≤ V_{OUT} ≤ 2.45V R _L = 150Ω to V-		0.23		deg
Time Domair	n Resnonse	11L - 10022 to V				
TRS/TRL	Rise & Fall Time	0.25V Step		2.7		ns
OS	Overshoot	0.25V Step		10		%
SR	Slew Rate	2V Step		260		V/µs
T _S	Settling Time	1V Step, ±0.1%		70		τ, μο
 T _{S_1}	_	1V Step, ±0.02%		300		ns
PD	Propagation Delay	Input to Output, 250 mV Step, 50%		2.6		ns
C _L	Cap Load Tolerance	$A_V = -1$, 10% Overshoot, 82Ω in Series		50		pF
	Noise Performance	V ,				· ·
HD2	Harmonic Distortion (2 nd)	2 V _{PP} , 10 MHz		-61		
HD2_1		2 V _{PP} , 10 MHz		-79		dBc
_		$R_L = 1 \text{ k}\Omega \text{ to V}_S/2$				
HD3	Harmonic Distortion (3rd)	2 V _{PP} , 10 MHz		-53		
HD3_2		2 V _{PP} , 10 MHz		-69		dBc
		$R_L = 1 \text{ k}\Omega \text{ to V}_S/2$				
THD	Total Harmonic Distortion	2 V _{PP} , 10 MHz		-66		dBc
		$R_L = 1 \text{ k}\Omega \text{ to } V_S/2$				
V _{N1}	Input Voltage Noise	>10 MHz		7		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{N2}		1 MHz		10		nV/√Hz
I _N	Input Current Noise	>1 MHz		50		fA/√Hz
Static, DC Pe	erformance					
V _{IO}	Input Offset Voltage			±1	±2.6 ± 5.5	mV
DV _{IO}	Input Offset Voltage Average Drift	(Note 8)		-4.5		μV/°C
I _B	Input Bias Current	(Note 9)		5	50	pA
I _{os}	Input Offset Current	(Note 9)		2	25	pA
	Input Resistance	01/51/5101/		15		ΤΩ
R _{IN}	input nesistance	0V ≤ V _{IN} ≤ 1.8V		13		135

Symbol	Parameter	Condition		Min	Тур	Max	Units
				(Note 6)	(Note 6)	(Note 6)	
+PSRR	Positive Power Supply Rejection Ratio	DC		61 51	80		dB
-PSRR	Negative Power Supply Rejection Ratio	DC		57 52	72		dB
CMRR	Common Mode Rejection Ratio	DC		58 55	73		dB
CMVR	Input Voltage Range	CMRR > 50 dB		V0.20	_	V+ -1.5	V
I _{CC}	Supply Current	Normal Operation V _{OUT} = V _S /2			9.2	11 13	mA
		Shutdown SD tied to ≤ 0.33V (Note 5)			100		nA
VOH1	Output High Voltage (Relative to V+)	$R_L = 150\Omega$ to V ⁻		-210 - 360	-190		
VOH2		$R_L = 75\Omega$ to $V_S/2$			-190		mV
VOH3		$R_L = 10 \text{ k}\Omega \text{ to V}$		-50 - 100	-10		
VOL1	Output Low Voltage (Relative to V-)	$R_L = 150\Omega$ to V-			+4	+45 +125	
VOL2		$R_L = 75\Omega$ to $V_S/2$			+105		mV
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}$			+4	+45 +125	
I _o	Output Current	V _{OUT} < 0.6V from Respective	Source		50		
		Supply	Sink		75		mA
I _O _1		$V_{OUT} = V_{S}/2, V_{ID} = \pm 18 \text{ mV}$ (Note 10)		±75			11174
Load	Output Load Rating	THD < -30 dBc, f = 200 kHz, R _L tied to V _S /2, V _{OUT} = 2.6 V _I			25		Ω
R _O _Enabled	Output Resistance	Enabled, $A_V = +1$			0.2		Ω
R _O _Disabled	Output Resistance	Shutdown			>100		ΜΩ
C _O _Disabled	Output Capacitance	Shutdown			5.6		pF
Miscellaneou	is Performance						
VDMAX	Voltage Limit for Disable (Pin 5)	(Note 5)		0		0.33	V
VDMIN	Voltage Limit for Enable (Pin 5)	(Note 5)		2.97		3.3	V
l _i	Logic Input Current (Pin 5)	SD = 3.3V (Note 5)			8		pА
V_glitch	Turn-on Glitch				1.6		V
T _{on}	Turn-on Time				3.5		μs
T _{off}	Turn-off Time				500		ns
Isolation _{OFF}	Off Isolation	1 MHz, $R_L = 1 \text{ k}\Omega$			60		dB

2.7V Electrical Characteristics Single Supply with $V_S = 2.7V$, $A_V = +2$, $R_F = 604\Omega$, \overline{SD} tied to V^+ , $V_{OUT} = V_S/2$, $R_L = 150\Omega$ to V^- unless otherwise specified. **Boldface** limits apply at temperature extremes. (Note 2)

Symbol	Parameter	Condition	Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
Frequency D	Oomain Response		(() ()	(**************************************	(**************************************	
SSBW	-3 dB Bandwidth Small Signal	$V_{OUT} = 0.25 V_{PP}$		120		
SSBW_1		$V_{OUT} = 0.25 V_{PP}, A_V = +1$		250		MHz
Peak	Peaking	$V_{OUT} = 0.25 V_{PP}, A_V = +1$		3.1		dB
Peak_1	Peaking	$V_{OUT} = 0.25 V_{PP}$		0.1		dB
LSBW	-3 dB Bandwidth Large Signal	V _{OUT} = 2 V _{PP}		73		MHz
Peak_2	Peaking	$V_{OUT} = 2 V_{PP}$	1	0		dB
0.1 dB BW	0.1 dB Bandwidth	$V_{OUT} = 2V_{PP}$		30		MHz
GBWP_1k	Gain Bandwidth Product	Unity Gain, $R_L = 1 \text{ k}\Omega \text{ to } V_S/2$		110		
 GBWP_150	-	Unity Gain, $R_L = 150\Omega$ to $V_S/2$	+	81		MHz
	Large Signal Open Loop Gain	0.25V < V _{OUT} < 2.5V	56	65		dB
A _{VOL} PBW	Full Power BW	$-1 \text{ dB, A}_{V} = +4, V_{OUT} = 2 V_{PP},$	30	13		MHz
FDVV	Full Fowel BW	$R_L = 150\Omega \text{ to } V_S/2$		19		IVIITZ
DG	Differential Gain	4.43 MHz, 0.45V ≤ V_{OUT} ≤ 2.05V R_L = 150Ω to V^-		0.12		%
DP	Differential Phase	4.43 MHz, 0.45V ≤ V_{OUT} ≤ 2.05V R_L = 150Ω to V-		0.62		deg
Time Domair	n Response		-			
TRS/TRL	Rise & Fall Time	0.25V Step		2.7		ns
os	Overshoot	0.25V Step		10		%
SR	Slew Rate	2V Step		260		V/µs
T _S	Settling Time	1V Step, ±0.1%		147		
T _{S_1}		1V Step, ±0.02%		410		ns
PD	Propagation Delay	Input to Output, 250 mV Step, 50%		3.4		ns
Distortion &	Noise Performance					
HD2	Harmonic Distortion (2 nd)	1 V _{PP} , 10 MHz		-58		dBc
HD3	Harmonic Distortion (3rd)	1 V _{PP} , 10 MHz		-60		dBc
V _{N1}	Input Voltage Noise	>10 MHz		8.4		<i>I</i>
V _{N2}		1 MHz		12		nV/√H
I _N	Input Current Noise	>1 MHz		50		fA/√H
Static, DC Pe	erformance					
V _{IO}	Input Offset Voltage			±1	±3.5 ±6.5	mV
DV _{IO}	Input Offset Voltage Average Drift	(Note 8)		-6.5		μV/°C
I _B	Input Bias Current	(Note 9)	1	5	50	pA
I _{os}	Input Offset Current	(Note 9)		2	25	pA
R _{IN}	Input Resistance	0V ≤ V _{IN} ≤ 1.2V	1	20		TΩ
C _{IN}	Input Capacitance	IIN	1	1.6		pF
+PSRR	Positive Power Supply Rejection Ratio	DC	58 53	68		dB
-PSRR	Negative Power Supply Rejection Ratio	DC	56 53	69		dB
CMRR	Common Mode Rejection Ratio	DC	57 52	77		dB
CMVR	Input Voltage Range	CMRR > 50 dB	V0.20	_	V+ -1.5	V


Symbol	Parameter	Condition		Min (Note 6)	Typ (Note 6)	Max (Note 6)	Units
I _{CC}	Supply Current	Normal Operation V _{OUT} = V _S /2			9.0	10.6 12.5	mA
		Shutdown SD tied to ≤ 0.27V (Note 5)			100		nA
VOH1	Output High Voltage (Relative to V+)	$R_L = 150\Omega \text{ to V}$		-260 - 420	-200		
VOH2		$R_L = 75\Omega$ to $V_S/2$			-200		mV
VOH3		$R_L = 10 \text{ k}\Omega \text{ to V}^-$		-50 100	-10		
VOL1	Output Low Voltage (Relative to V-)	$R_L = 150\Omega$ to V-			+4	+45 +125	
VOL2		$R_L = 75\Omega$ to $V_S/2$			+125		mV
VOL3		$R_L = 10 \text{ k}\Omega \text{ to V}$			+4	+45 125	
I _O	Output Current	V _{OUT} ≤ 0.6V from Respective	Source		25		
		Supply	Sink		62		mA
I _O _1		$V_{OUT} = V_{S}/2, V_{ID} = \pm 18 \text{ mV}$	Source	25			1117 (
		(Note 10)	Sink	35			
Load	Output Load Rating	THD < -30 dBc, f = 200 kHz, $V_S/2$, V_{OUT} = 2.2 V_{PP}	R _L tied to		40		Ω
R _O _Enable	Output Resistance	Enabled, $A_V = +1$			0.2		Ω
R _O _Disabled	Output Resistance	Shutdown			>100		МΩ
C _O _Disabled	Output Capacitance	Shutdown			5.6		pF
Miscellaneou	s Performance						
VDMAX	Voltage Limit for Disable (Pin 5)	(Note 5)		0		0.27	V
VDMIN	Voltage Limit for Enable (Pin 5)	(Note 5)		2.43		2.7	V
l _i	Logic Input Current (Pin 5)	SD = 2.7V (Note 5)			4		pА
V_{glitch}	Turn-on Glitch				1.2		V
T _{on}	Turn-on Time				5.2		μs
T _{off}	Turn-off Time				760		ns
Isolation _{OFF}	Off Isolation	1 MHz, $R_L = 1 \text{ k}\Omega$			60		dB

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.

- Note 3: The maximum continuous output current (I_{OLIT}) is determined by device power dissipation limitations.
- Note 4: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- Note 5: \overline{SD} logic is CMOS compatible. To ensure proper logic level and to minimize power supply current, \overline{SD} should typically be less than 10% of total supply voltage away from either supply rail.
- **Note 6:** Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.
- Note 7: Negative input current implies current flowing out of the device.
- Note 8: Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.
- Note 9: This parameter is guaranteed by design and/or characterization and is not tested in production.
- Note 10: " V_{ID} " is input differential voltage (input overdrive).

Connection Diagram




Ordering Information


Package	Part Number	Package Marking	Transport Media	NSC Drawing	Features
	LMH6601MG	A05	1k Units Tape and Reel		
6-Pin SC70	LMH6601MGX	A95	3k Units Tape and Reel	MAAOOA	
6-PIII 5070	LMH6601QMG	AKA	1k Units Tape and Reel	MAA06A	AEC-Q100 grade 3 qualified. Automotive
	LMH6601QMGX	ANA	3k Units Tape and Reel		Grade Production Flow**

^{**}Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market, including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades defined in the AEC-Q100 standard. Automotive grade products are identified with the letter Q. For more information, go to http://www.national.com/automotive.

Frequency Response for Various Output Amplitudes




Frequency Response for Various Output Amplitudes




20136414


Frequency Response for Various Output Amplitudes




-3 dB BW vs. Supply Voltage for Various Output Swings



Non-inverting Frequency Response for Various Gain



Inverting Frequency Response for Various Gain





20136417

www.national.com


9

Frequency Response for Various Loads






Frequency Response for Various Supply Voltage




Frequency Response for Various Supply Voltages




20136421

Frequency Response for Various Cap Load



Max Output Swing vs. Frequency




20136426

Peak Output Swing vs. R


2.5 5V 2 PEAK SWING (V_P) 3.3V~ 1.5 2.7V R_L to $V_S/2$ $V_{OUT}D\bar{C} = V_{S}/2$ 0.5 UNDISORTED OUTPUT SWING (LIMITED BY SOURCE CURRENT) 0 20 30 40 50 60 70 80 90 100 10 $\mathsf{R}_\mathsf{L}\left(\Omega\right)$

Output Swing vs. Sink Current for Various Supply Voltages




20136427


Output Swing vs. Source Current for Various Supply Voltages




HD2 vs. Frequency



HD3 vs. Frequency




THD vs. Output Swing




20136402

THD vs. Output Swing




Slew Rate vs. Ambient Temperature




20136423

Settling Time (±1%) vs. Output Swing




Output Settling




20136412

Isolation Resistor & Settling Time vs. \mathbf{C}_{L}




Isolation Resistor & Settling Time vs. C_L




20136429

Closed Loop Output Impedance vs. Frequency for Various Supply Voltages




Noise Voltage vs. Frequency




CMRR vs. Frequency

20136424




Off Isolation vs. Frequency




20136408

Open Loop Gain/ Phase



20136435


+PSRR vs. Frequency




20136439


-PSRR vs. Frequency 80 70 60 50 -PSRR (dB) 40 30 20 10 0 10k 100k 10M 100M 1M FREQUENCY (Hz) 20136440














Offset Voltage vs. Ambient Temperature for 3 Representative Units







Offset Voltage vs. V_{CM} (Typical Part)



Small Signal Step Response




Large Signal Step Response




20136432


Input Bias Current vs. Common Mode Voltage



Large Signal Step Response




Turn On/Off Waveform



20136466


20136430


DG vs. $V_{\rm OUT}$ for Various $V_{\rm S}$ 0.2 $R_i = 150\Omega \text{ TO V}$ DC COUPLED DG MEASURED RELATIVE 0.1 TO V_{OUT} = V_S/2 IN EACH CASE DG (%) 0 $V_S = 5V$ $V_{S} = 3.3V$ -0.1 V_S = 2.5V -0.2 -2.5 -2 -0.5 -1 -0.5 0 0.5 1.5 2 V_{OUT} FROM $V_{S}/2$ (V)




DG vs. V_{OUT} (DC and AC Coupled Load Compared)

20136471







20136474

Application Information

OPTIMIZING PERFORMANCE

With many op amps, additional device non-linearity and sometimes less loop stability arises when the output has to switch from current-source mode to current-sink mode or vice versa. When it comes to achieving the lowest distortion and the best Differential Gain/Differential Phase (DG/DP, broadcast video specs), the LMH6601 is optimized for single supply DC coupled output applications where the load current is returned to the negative rail (V-). That is where the output stage is most linear (lowest distortion) and which corresponds to unipolar current flowing out of this device. To that effect, it is easy to see that the distortion specifications improve when the output is only sourcing current which is the distortion-optimized mode of operation for the LMH6601. In application where the LMH6601 output is AC coupled or when it is powered by separate dual supplies for V+ and V-, the output stage supplies both source and sink current to the load and results in less than optimum distortion (and DG/DP). Figure 1 compares the distortion results between a DC and an AC coupled load to show the magnitude of this difference. See the DG/DP plots in the Typical Performance Characteristics section for a comparison between DC and AC coupling of the video load.




FIGURE 1. Distortion Comparison between DC & AC Coupling of the Load

In certain applications, it may be possible to optimize the LMH6601 for best distortion (and DG/DP) even though the load may require bipolar output current by adding a pull-down resistor to the output. Adding an output pull-down resistance of appropriate value could change the LMH6601 output loading into source-only. This comes at the price of higher total power dissipation and increased output current requirement. Figure 2 shows how to calculate the pull-down resistor value for both the dual supply and for the AC coupled load applications.




FIGURE 2. Output Pull-Down Value for Dual Supply & AC Coupling

Furthermore, with a combination of low closed loop gain setting (i.e. $A_V=+1$ for example where device bandwidth is the highest), light output loading ($R_L>1~k\Omega$) , and with a significant capacitive load ($C_L>10~pF$) , the LMH6601 is most stable if output sink current is kept to less than about 5 mA. The pull-down method described in Figure 2 is applicable in these cases as well where the current that would normally be sunk by the op amp is diverted to the R_P path instead.

SHUTDOWN CAPABILITY AND TURN ON/ OFF BEHAVIOR

With the device in shutdown mode, the output goes into high impedance ($R_{OUT} > 100~\text{M}\Omega$) mode. In this mode, the only path between the inputs and the output pin is through the external components around the device. So, for applications where there is active signal connection to the inverting input, with the LMH6601 in shutdown, the output could show signal swings due to current flow through these external components. For non-inverting amplifiers in shutdown, no output swings would occur, because of complete input-output isolation, with the exception of capacitive coupling.

For maximum power saving, the LMH6601 supply current drops to around 0.1 μ A in shutdown. All significant power consumption within the device is disabled for this purpose. Because of this, the LMH6601 turn on time is measured in micro-seconds whereas its turn off is fast (nano-seconds) as would be expected from a high speed device like this.

The LMH6601 \overline{SD} pin is a CMOS compatible input with a picoampere range input current drive requirement. This pin needs to be tied to a level or otherwise the device state would be indeterminate. The device shutdown threshold is half way between the V+ and V- pin potentials at any supply voltage. For example, with V+ tied to 10V and V- equal to 5V, you can expect the threshold to be at 7.5V. The state of the device (shutdown or normal operation) is guaranteed over temperature as longs as the \overline{SD} pin is held to within 10% of the total supply voltage.

For $V^+ = 10V$, $V^- = 5V$, as an example:

Shutdown Range 5V ≤ SD ≤ 5.5V
 Normal Operation Range 9.5V ≤ SD ≤ 10V

OVERLOAD RECOVERY AND SWING CLOSE TO RAILS

The LMH6601 can recover from an output overload in less than 20 ns. See Figure 3 below for the input and output scope photos:




FIGURE 3. LMH6601 Output Overload Recovery Waveform

In Figure 3, the input step function is set so that the output is driven to one rail and then the other and then the output recovery is measured from the time the input crosses 0V to when the output reaches this point.

Also, when the LMH6601 input voltage range is exceeded near the V+ rail, the output does not experience output phase reversal, as some op amps do. This is particularly advantageous in applications where output phase reversal has to be avoided at all costs, such as in servo loop control among others. This adds to the LMH6601's set of features which make this device easy to use.

In addition, the LMH6601's output swing close to either rail is well-behaved as can be seen in the scope photo of Figure 4.




FIGURE 4. LMH6601's "Clean" Swing to Either Rail

With some op amps, when the output approaches either one or both rails and saturation starts to set in, there is significant increase in the transistor parasitic capacitances which leads to loss of Phase Margin. That is why with these devices, there are sometimes hints of instability with output close to the rails. With the LMH6601, as can be seen in Figure 4, the output waveform remains free of instability throughout its range of voltages.

SINGLE SUPPLY VIDEO APPLICATION

The LMH6601's high speed and fast slew rate make it an ideal choice for video amplifier and buffering applications. There are cost benefits in having a single operating supply. Single supply video systems can take advantage of the LMH6601's low supply voltage operation along with its ability to operate with input common mode voltages at or slightly below the V - rail. Additional cost savings can be achieved by eliminating or reducing the value of the input and output AC coupling capacitors commonly employed in single supply video applications. This Application section shows some circuit techniques used to help in doing just that.

DC COUPLED, SINGLE SUPPLY BASEBAND VIDEO AMPLIFIER/DRIVER

The LMH6601 output can swing very close to either rail to maximize the output dynamic range which is of particular interest when operating in a low voltage single supply environment. Under light output load conditions, the output can swing as close as a few milli-volts of either rail. This also allows a video amplifier to preserve the video black level for excellent video integrity. In the example shown below in Figure 5, the baseband video output is amplified and buffered by the LMH6601 which then drives the 75Ω back terminated video cable for an overall gain of +1 delivered to the 75Ω load. The input video would normally have a level between 0V to approximately 0.75V.




FIGURE 5. Single Supply Video Driver Capable of Maintaining Accurate Video Black Level

With the LMH6601 input common mode range including the V- (ground) rail, there will be no need for AC coupling or level shifting and the input can directly drive the non-inverting input which has the additional advantage of high amplifier input impedance. With LMH6601's wide rail-to-rail output swing, as stated earlier, the video black level of 0V is maintained at the load with minimal circuit complexity and using no AC coupling capacitors. Without true rail-to-rail output swing of the LMH6601, and more importantly without the LMH6601's ability of exceedingly close swing to V-, the circuit would not operate properly as shown at the expense of more complexity. This circuit will also work for higher input voltages. The only significant requirement is that there is at least 1.8V from the maximum input voltage to the positive supply (V+).

The Composite Video Output of some low cost consumer video equipment consists of a current source which develops the video waveform across a load resistor (usually 75Ω), as shown in Figure 6 below. With these applications, the same circuit configuration just described and shown in Figure 6 will be able to buffer and drive the Composite Video waveform which includes sync and video combined. However, with this arrangement, the LMH6601 supply voltage needs to be at least 3.3V or higher in order to allow proper input common mode voltage headroom because the input can be as high as 1V peak.




FIGURE 6. Single Supply Composite Video Driver for Consumer Video Outputs

If the "Video In" signal is Composite Video with negative going Sync tip, a variation of the previous configurations should be used. This circuit produces a unipolar (above 0V) DC coupled single supply video signal as shown in Figure 7.




FIGURE 7. Single Supply DC Coupled Composite Video Driver for Negative Going Sync Tip

In the circuit of Figure 7, the input is shifted positive by means of $\rm R_1, R_2,$ and $\rm R_T$ in order to satisfy U1's Common Mode input range. The signal will loose 20% of its amplitude in the process. The closed loop gain of U1 will need to be set to make up for this 20% loss in amplitude. This gives rise to the gain expression shown below which is based on a getting a 2 $\rm V_{PP}$ output with a 0.8 $\rm V_{PP}$ input:

$$\frac{R_F}{R_G||R_3} = \frac{2V}{0.8V} - 1 = 1.5V/V \tag{1}$$

 $\rm R_3$ will produce a negative shift at the output due to V_S (3.3V in this case). $\rm R_3$ will need to be set so that the "Video In" sync tip (–0.3V at $\rm R_T$ or 0.61V at U1 non-inverting input) corresponds to near 0V at the output.

$$\frac{R_F}{R_3} = \frac{0.61}{3.3V - 0.61} \left(1 + \frac{R_F}{R_G} \right) = 0.227 \left(1 + \frac{R_F}{R_G} \right)$$
 (2)

Equation 1 and Equation 2 need to be solved simultaneously to arrive at the values of $\rm R_3$, $\rm R_F$, and $\rm R_G$ which will satisfy both. From the datasheet, one can set $\rm R_F$ = 620Ω to be close to the recommended value for a gain of +2. It is easier to solve for $\rm R_G$ and $\rm R_3$ by starting with a good estimate for one and iteratively solving Equation and Equation 2 to arrive at the results. Here is one possible iteration cycle for reference:

$$R_{\rm F} = 620\Omega$$

TABLE 1. Finding Figure 7 External Resistor Values by Iteration

Estimate R _G (Ω)	Calculated (from Equation 2) R3 (Ω)	Equation 1 LHS Calculated	Comment (Compare Equation 1 LHS Calculated to RHS)
1k	1.69k	0.988	Increase Equation 1 LHS by reducing R _G
820	1.56k	1.15	Increase Equation 1 LHS by reducing R _G
620	1.37k	1.45	Increase Equation 1 LHS by reducing R _G
390	239	4.18	Reduce Equation 1 LHS by increasing R _G
560	1.30k	1.59	Close to target value of 1.5V/V for Equation 1

The final set of values for $R_{\rm G}$ and $R_{\rm 3}$ in Table 1 are values which will result in the proper gain and correct video levels (0V to 1V) at the output ($V_{\rm LOAD}$).

AC COUPLED VIDEO

Many monitors and displays accept AC coupled inputs. This simplifies the amplification and buffering task in some respects. As can be seen in Figure 8, $\rm R_1$ and $\rm R_2$ simply set the input to the center of the input linear range while $\rm C_{IN}$ AC couples the video onto the op amp's input. The op amp is set for a closed loop gain of 2 with $\rm R_F$ and $\rm R_G$. $\rm C_G$ is there to make sure the device output is also biased at mid-supply. Because

of the DC bias at the output, the load needs to be AC coupled as well through $\rm C_O$. Some applications implement a small valued ceramic capacitor (not shown) in parallel with $\rm C_O$ which is electrolytic. The reason for this is that the ceramic capacitor will tend to shunt the inductive behavior of the Electrolytic capacitor at higher frequencies for an improved overall low impedance output.

 ${\rm C_{G2}}$ is intended to boost the high frequency gain in order to improve the video frequency response. This value is to be set and trimmed on the board to meet the application's specific system requirements.




FIGURE 8. AC Coupled Video Amplifier/Driver

SAG COMPENSATION

The capacitors shown in Figure 8 (except $C_{\rm G2}$), and especially $C_{\rm O}$, are the large electrolytic type which are considerably costly and take up valuable real estate on the board. It is possible to reduce the value of the output coupling capacitor, $C_{\rm O}$, which is the largest of all, by using what is called SAG compensation. SAG refers to what the output video experiences due to the low frequency video content it contains

which cannot adequately go through the output AC coupling scheme due to the low frequency limit of this circuit. The -3 dB low frequency limit of the output circuit is given by:

f_low_frequency (-3 dB)= 1/
$$(2*pi* 75*2(\Omega) * C_O)$$

= ~ 4.82 Hz For $C_O = 220 \mu F$ (3)

A possible implementation of the SAG compensation is shown in Figure 9.




FIGURE 9. AC Coupled Video Amplifier/Driver with SAG Compensation

In this circuit, the output coupling capacitor value and size is reduced at the expense of a slightly more complicated circuitry. Note that C1 is not only part of the SAG compensation, but it also sets the amplifier's DC gain to 0 dB so that the output is set to mid-rail for linearity purposes. Also note that exceptionally high values are chosen for the R1 and R2 biasing resistors (510 k Ω). The LMH6601 has extremely low input bias current which allows this selection thereby reducing the C_{IN} value in this circuit such that C_{IN} can even be a non-polar capacitors which will reduce cost.

At high enough frequencies where both $C_{\rm O}$ and $C_{\rm 1}$ can be considered to be shorted out, $R_{\rm 3}$ shunts $R_{\rm 4}$ and the closed loop gain is determined by:

Closed_loop_Gain (V/V)=
$$V_L/V_{IN}$$
 = (1+ $(R_3|IR_4)/R_5$)x $[R_L/(R_L+R_O)]$ = 0.99V/V (4)

At intermediate frequencies, where the $\rm C_O$, $\rm R_O$, $\rm R_L$ path experiences low frequency gain loss, the $\rm R_3$, $\rm R_5$, $\rm C_1$ path provides feedback from the load side of $\rm C_O$. With the load side gain reduced at these lower frequencies, the feedback to the op amp inverting node reduces, causing an increase at the op amp's output as a response.

For NTSC video, low values of C_{O} influence how much video black level shift occurs during the vertical blanking interval (~1.5 ms) which has no video activity and thus is sensitive to C_{O} 's charge dissipation through the load which could cause output SAG. An especially tough pattern is the NTSC pattern called "Pulse & Bar." With this pattern the entire top and bottom portion of the field is black level video where, for about

11 ms, C_0 is discharging through the load with no video activity to replenish that charge.

Figure 10 shows the output of the Figure 9 circuit highlighting the SAG.




FIGURE 10. Figure 9 Scope Photo Showing Video SAG

With the circuit of Figure 9 and any other AC coupled pulse amplifier, the waveform duty cycle variations exert additional restrictions on voltage swing at any node. This is illustrated in the waveforms shown in Figure 11.




FIGURE 11. Headroom Considerations with AC Coupled Amplifiers

If a stage has a 3 V_{PP} unclipped swing capability available at a given node, as shown in Figure 11, the maximum allowable amplitude for an arbitrary waveform is ½ of 3V or 1.5 V_{PP} . This is due to the shift in the average value of the waveform as the duty cycle varies. Figure 11 shows what would happen if a 2 V_{PP} signal were applied. A low duty cycle waveform, such as the one in Figure 11B, would have high positive excursions. At low enough duty cycles, the waveform could get clipped on the top, as shown, or a more subtle loss of linearity could occur prior to full-blown clipping. The converse of this occurs with high duty cycle waveforms and negative clipping, as depicted in Figure 11C.

HOW TO PICK THE RIGHT VIDEO AMPLIFIER

Apart from output current drive and voltage swing, the op amp used for a video amplifier/cable driver should also possess the minimum requirement for speed and slew rate. For video type loads, it is best to consider Large Signal Bandwidth (or LSBW in the National Semiconductor data sheet tables) as video signals could be as large as 2 $\rm V_{PP}$ when applied to the commonly used gain of +2 configuration. Because of this relatively large swing, the op amp Slew Rate (SR) limitation should also be considered. Table 2 shows these requirements for various video line rates calculated using a rudimentary technique and intended as a first order estimate only.

Video Standard	Line Rate (HxV)	Refresh Rate (Hz)	Horizontal Active (KH%)	Vertical Active (KV%)	Pixel Time (ns)	Rise Time (ns)	LSBW (MHz)	SR (V/µs)
TV_NTSC	451x483	30	84	92	118.3	39.4	9	41
VGA	640x480	75	80	95	33.0	11.0	32	146
SVGA	800x600	75	76	96	20.3	6.8	52	237
XGA	1024x768	75	77	95	12.4	4.1	85	387
SXGA	1280x1024	75	75	96	7.3	2.4	143	655
UXGA	1600x1200	75	74	96	4.9	1.6	213	973

For any video line rate (HxV corresponding to the number of Active horizontal and vertical lines), the speed requirements can be estimated if the Horizontal Active (KH%) and Vertical Active (KV%) numbers are known. These percentages correspond to the percentages of the active number of lines (horizontal or vertical) to the total number of lines as set by VESA standards. Here are the general expressions and the specific calculations for the SVGA line rate shown in Table 2.

PIXEL_TIME (ns) =
$$\frac{\frac{1}{REFRESH_RATE} \times KH \times KV}{H \times V} \times 1 \times 10^{5}$$
$$= \frac{\frac{1}{75 \text{ Hz}} \times 76 \times 96}{800 \times 600} \times 1 \times 10^{5} = 20.3 \text{ ns}$$
(5)

Requiring that an "On" pixel is illuminated to at least 90% of its final value before changing state will result in the rise/fall time equal to, at most, the pixel time as shown below:

RISE/FALL_TIME =
$$\frac{\text{PIXEL_TIME}}{3} = \frac{20.3 \text{ ns}}{3} = 6.8 \text{ ns}$$
 (6)

Assuming a single pole frequency response roll-off characteristic for the closed loop amplifier used, we have:

-3 dB_BW =
$$\frac{0.35}{\text{RISE/FALL_TIME}} = \frac{0.35}{6.8 \text{ ns}} = 52 \text{ MHz}$$
 (7)

Rise/Fall times are 10%-90% transition times, which for a 2 V_{PP} video step would correspond to a total voltage shift of 1.6V (80% of 2V). So, the Slew Rate requirement can be calculated as follows:

$$SR(V/\mu s) = \frac{1.6V}{RISE/FALL_TIME (ns)} \times 1 \times 10^{3} = \frac{1.6V}{6.8 \text{ ns}} = 237(V/\mu s)$$
(8)

The LMH6601 specifications show that it would be a suitable choice for video amplifiers up to and including the SVGA line rate as demonstrated above.

For more information about this topic and others relating to video amplifiers, please see Application Note 1013:

http://www.national.com/an/AN/AN-1013.pdf#page=1

CURRENT TO VOLTAGE CONVERSION (TRANSIMPEDANCE AMPLIFIER (TIA))

Being capable of high speed and having ultra low input bias current makes the LMH6601 a natural choice for Current to Voltage applications such as photodiode I-V conversion. In these type of applications, as shown in Figure 12 below, the photodiode is tied to the inverting input of the amplifier with $R_{\rm F}$ set to the proper gain (gain is measured in Ohms).




FIGURE 12. Typical Connection of a Photodiode Detector to an op amp

With the LMH6601 input bias current in the femto-amperes range, even large values of gain ($\rm R_F$) do not increase the output error term appreciably. This allows circuit operation to a lower light intensity level which is always of special importance in these applications. Most photo-diodes have a relatively large capacitance ($\rm C_D$) which would be even larger for a photo-diode designed for higher sensitivity to light because of its larger area. Some applications may run the photodiode with a reverse bias in order to reduce its capacitance with the disadvantage of increased contributions from both dark current and noise current. Figure 13 shows a typical photodiode capacitance plot vs. reverse bias for reference.




FIGURE 13. Typical Capacitance vs. Reverse Bias (Source: OSI Optoelectronics)

The diode capacitance (C_D) along with the input capacitance of the LMH6601 (C_A) has a bearing on the stability of this circuit and how it is compensated. With large transimpedance gain values (R_F), the total combined capacitance on the amplifier inverting input ($C_{IN} = C_D + C_A$) will work against R_F to create a zero in the Noise Gain (NG) function (see Figure 14). If left untreated, at higher frequencies where NG equals the open loop transfer function there will be excess phase shift around the loop (approaching 180°) and therefore, the circuit could be unstable. This is illustrated in Figure 14.




FIGURE 14. Transimpedance Amplifier Graphical Stability Analysis and Compensation

Figure 14 shows that placing a capacitor, C_F , with the proper value, across R_F will create a pole in the NG function at f_P . For optimum performance, this capacitor is usually picked so that NG is equal to the op amp's open loop gain at f_P . This will cause a "flattening" of the NG slope beyond the point of intercept of the two plots (open loop gain and NG) and will results in a Phase Margin (PM) of 45° assuming f_P and f_Z are at least a decade apart. This is because at the point of intercept, the NG pole at f_P will have a 45° phase lead contribution which leaves 45° of PM. For reference, Figure 14 also shows the transimpedance gain (I-V (Ω))

Here is the theoretical expression for the optimum ${\rm C_F}$ value and the expected –3 dB bandwidth:

$$C_{F} = \sqrt{\frac{C_{IN}}{2\pi (GBWP)R_{F}}}$$
 (9)

$$f_{-3 \text{ dB}} \cong \sqrt{\frac{\text{GBWP}}{2\pi R_F C_{\text{IN}}}}$$
 (10)

Table 3, below, lists the results, along with the assumptions and conditions, of testing the LMH6601 with various photodiodes having different capacitances (C_D) at a transimpedance gain (R_F) of 10 k Ω .

TABLE 3. Transimpedance Amplifier Figure 12 Compensation and Performance Results

C _D (pF)	C _{IN} (pF)	C _F _Calculated (pF)	C _F used (pF)	-3 dB BW Calculated (MHz)	-3 dB BW Measured (MHz)	Step Response Overshoot (%)
10	12	1.1	1	14	15	6
50	52	2.3	3	7	7.0	4
500	502	7.2	8	2	2.5	9

$$C_A = 2 \text{ pF}$$

GBWP = 155 MHz
 $V_S = 5V$

TRANSIMPEDANCE AMPLIFIER NOISE CONSIDERATIONS

When analyzing the noise at the output of the I-V converter, it is important to note that the various noise sources (i.e. op amp noise voltage, feedback resistor thermal noise, input noise current, photodiode noise current) do not all operate over the same frequency band. Therefore, when the noise at the output is calculated, this should be taken into account.

The op amp noise voltage will be gained up in the region between the noise gain's "zero" and its "pole" (f_z and f_p in Figure 14). The higher the values of R_F and $C_{\rm IN}$, the sooner the noise gain peaking starts and therefore its contribution to the total output noise would be larger. It is obvious to note that it is advantageous to minimize $C_{\rm IN}$ (e.g. by proper choice of op amp, by applying a reverse bias across the diode at the expense of excess dark current and noise). However, most low noise op amps have a higher input capacitance compared to ordinary op amps. This is due to the low noise op amp's larger input stage.

OTHER APPLICATIONS

 R_F = 10 $M\Omega$ to 10 $G\Omega$

 ${\rm R_S}$ = 1 ${\rm M}\Omega$ or SMALLER FOR HIGH COUNTING RATES

 $C_F = 1 pF$

 $C_D = 1 \text{ pF to } 10 \text{ }\mu\text{F}$

V_{OUT} = Q/C_F WHERE Q is CHARGE CREATED BY ONE PHOTON or PARTICLE

ADJUST V_{BIAS} FOR MAXIMUM SNR




FIGURE 15. Charge Preamplifier Taking Advantage of LMH6601's Femto-Ampere Range Input Bias Current

CAPACITIVE LOAD

The LMH6601 can drive a capacitive load of up to 1000 pF with correct isolation and compensation. Figure 16 illustrates the in-loop compensation technique to drive a large capacitive load.




FIGURE 16. In-Loop Compensation Circuit for Driving a Heavy Capacitive Load

When driving a high capacitive load, an isolation resistor (R_S) should be connected in series between the op amp output and the capacitive load to provide isolation and to avoid oscillations. A small value capacitor (C_F) is inserted between the op amp output and the inverting input as shown such that this capacitor becomes the dominant feedback path at higher frequency. Together these components allow heavy capacitive loading while keeping the loop stable.

There are few factors which affect the driving capability of the op amp:

- · Op amp internal architecture
- · Closed loop gain and output capacitor loading

Table 4 shows the measured step response for various values of load capacitors (C_L), series resistor (R_S) and feedback resistor (C_F) with gain of +2 ($R_F=R_G=604\Omega$) and $R_L=2~k\Omega$:

TABLE 4. LMH6601 Step Response Summary for the Circuit of Figure 16

C _L (pF)	R _s (Ω)	C _F (pF)	t _{rise} / t _{fall} (ns)	Overshoot (%)
10	0	1	6*	8
50	0	1	7*	6
110	47	1	10	16
300	6	10	12	20
500	80	10	33	10
910	192	10	65	10

^{*} Response limited by input step generator rise time of 5 ns

Figure 17 shows the increase in rise/fall time (bandwidth decrease) at V_{OUT} with larger capacitive loads, illustrating the trade-off between the two:




FIGURE 17. LMH6601 In-Loop Compensation Response


EVALUATION BOARD


National Semiconductor provides the following evaluation board as a guide for high frequency layout and as an aid in device testing and characterization. Many of the datasheet plots were measured with this board:

Device	Package	Board Part #
LMH6601MG	SC70-6	LMH730165


This evaluation board can be shipped when a device sample request is placed with National Semiconductor.


Physical Dimensions inches (millimeters) unless otherwise noted





LAND PATTERN RECOMMENDATION





DIMENSIONS ARE IN MILLIMETERS DIMENSIONS IN (L.) FOR REFERENCE ONL

MAA06A (Rev B)

6-Pin SC70 NS Package Number MA006A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

	•	•	•
Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com