

# **DCM™ in a VIA™ Package DC-DC Converter DCM5614xD0H36K3yzz**



# Isolated Regulated DC Converter

### **Features & Benefits**

- Isolated, regulated DC-DC converter
- Up to 1300W, 46.43A continuous
- 96% peak efficiency
- 451W/in<sup>3</sup> power density
- Wide input range  $180 400V_{DC}$
- Safety Extra Low Voltage (SELV) 28V nominal output
- 2121 $V_{DC}$  isolation
- ZVS, ZCS high-frequency switching
	- Enables low-profile, high-density filtering
- OV, OC, UV, short circuit and thermal protection
- Fully operational current limit
- Available in chassis-mount and through-hole VIA package
	- $\blacksquare$  5.57 x 1.40 x 0.37in [141.43 x 35.54 x 9.40mm]
- PMBus® management or analog control interface

## **Typical Applications**

- Defense
- **Aerospace**
- Communications Systems



## **Product Description**

The DCM in a VIA package (270 – 28V) is a high-power, high-efficiency DC-DC converter, operating from a  $180 - 400V_{DC}$ primary source to deliver an isolated, regulated, 28V nominal, Safety Extra Low Voltage (SELV) secondary output. This low-profile module, available in chassis- or PCB-mount form-factors, incorporates a DC-DC converter, inrush protection and optional analog or digital communication. The DCM offers low noise, fast transient response and high efficiency and power density. The optional secondary referenced PMBus-compatible telemetry and control interface provides access to the DCM's internal controller configuration, fault monitoring and other telemetry functions. Leveraging the thermal management and power benefits of VIA packaging technology, the DCM module offers flexible mechanical mounting options with low top- and bottom-side thermal resistances. When combined with downstream regulators and PoL current multipliers, the DCM enables power system architects to achieve power-system solutions with outstanding performance metrics and low total cost.



Note: Product images may not highlight current product markings.



## **Typical Applications**







*DCM5614xD0H36K3yzz at point-of-load, connection to PMBus®*



## **Pin Configuration**



## **Pin Descriptions**





### **Part Ordering Information**



[a] High-temperature power de-rating may apply; see Figure 1, specified thermal operating area.

## **Absolute Maximum Ratings**

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device. Electrical specifications do not apply when operating beyond rated operating conditions.



<sup>[b]</sup> The absolute maximum rating listed above for Dielectric withstand (input to output) refers to the VIA package. The internal safety approved isolating component (ChiP™) provides reinforced insulation (4242V) from the input to output. However, the VIA package itself can only be tested at a basic isolation value (2121V).



*Figure 1 — Thermal specified operating area: max output power vs. case temp, module at minimum full load efficiency*



*Figure 2 — Electrical specified operating area*



## **Electrical Specifications**





**VICO** 

## **Electrical Specifications (Cont.)**





## **Electrical Specifications (Cont.)**





### **Analog Control Signal Characteristics**

Specifications apply over all line, trim and load conditions, internal temperature T<sub>INT</sub> = 25°C, unless otherwise noted. **Boldface** specifications apply over the temperature range specified by the product grade.

Please note: for chassis mount models, Vicor part number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated for up to 5 insertions and extractions. To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.

#### **Enable: EN**

- The EN pin enables and disables the DCM; when held low, the unit will be disabled.
- The EN pin is activated only if VDDE is pre-applied before V<sub>IN</sub> is applied. Otherwise, EN is inactive and will be ignored until V<sub>IN</sub> is removed and reapplied. • The EN pin is referred to the –OUT of the converter and isolated from the primary side.



#### **Trim: TR**

- The TR pin enables and disables trim functionality when V<sub>IN</sub> is initially applied to the DCM converter. When V<sub>IN</sub> first crosses V<sub>IN-UVLO+</sub>, the voltage on TR determines whether or not trim is active.
- If TR is not floating at power up and has a voltage less than TR trim enable threshold, trim is active.
- The TR pin has an internal pull-up to  $V_{CC}$  and is referenced to the -OUT pin of the converter.
- V<sub>TRIM-RANGE</sub> represents the trim pin functional limits only. Module performance is guaranteed within rated output voltage trim range.
- $V_{OUT} = 20 + 20.625 \cdot (V_{TRIM} / V_{CC})$  where  $V_{TRIM}$  is the voltage present on the TR pin.



#### **VDDE**

- VDDE powers the internal controller.
- VDDE needs to be pre-applied before  $V_{\text{IN}}$  in order to activate EN functionalities.
- $\bullet$  If not pre-applied, VDDE is derived from V<sub>OUT</sub>; however, in this case, the enable function is not activated (the unit is always enabled and can be disabled only by removing  $V_{IN}$ ).





## **PMBus® Reported Characteristics**







## **PMBus® Control Signal Characteristics**

Specifications apply over all line, trim and load conditions, internal temperature T<sub>INT</sub> = 25°C, unless otherwise noted. **Boldface** specifications apply over the temperature range specified by the product grade.

Please note: for chassis mount models, Vicor part number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated for up to 5 insertions and extractions. To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.

#### **VDDE**

- VDDE powers the internal controller.
- VDDE needs to be pre-applied before  $V_{\text{IN}}$  in order to activate OPERATION command functionalities
- $\bullet$  If not pre-applied, VDDE is derived from  $V_{\text{OUT}}$ ; however, in this case, the OPERATION command function is not activated (the unit is always enabled and can be disabled only by removing  $V_{IN}$ ).



#### **Signal Ground: SGND**

- All PMBus interface signals (SCL, SDA, ADDR) are referenced to SGND pin.
- SGND pin also serves as return pin (ground pin) for VDDE.
- SGND pin and low-voltage-side power-return terminal (–OUT) are common.
- To avoid noise interference, keep SGND signal separated from –OUT in electrical design.

#### **Serial Address (PMBus Address): ADDR**

- This pin programs the address using a resistor between ADDR pin and signal ground.
- The address is sampled during start up and is stored until power is reset. This pin programs only a fixed and persistent address.
- This pin has an internal 10kΩ pull-up resistor to 3.3V V<sub>CC</sub>.
- 16 addresses are available. The range of each address nominally 206.25mV (total range for all 16 addresses is 0 3.3V).





## **PMBus® Control Signal Characteristics (Cont.)**

Specifications apply over all line, trim and load conditions, internal temperature T<sub>INT</sub> = 25°C, unless otherwise noted. **Boldface** specifications apply over the temperature range specified by the product grade.

Please note: for chassis mount models, Vicor part number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated for up to 5 insertions and extractions. To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.

#### **Serial Clock Input (PMBus Clock) and Serial Data (PMBus Data): SCL, SDA**

- High-power SMBus specification physical layer compatible. Note that optional SMBALERT# is signal not supported.
- PMBus command compatible.







## **Timing Diagrams – Analog Interface Version**

Module inputs are shown in blue; module outputs are shown in brown. Timing diagrams assume VDDE pre-applied. Without VDDE pre-applied, EN is ignored, EN and TR will go high after V<sub>OUT</sub>. All other behaviors (OVLO, UVLO, OVP, etc.) will remain the same.





VIC

 $\bigcap F$ 

## **Timing Diagrams – Analog Interface Version (Cont.)**

Module inputs are shown in blue; module outputs are shown in brown. Timing diagrams assume VDDE pre-applied. Without VDDE pre-applied, EN is ignored, EN and TR will go high after  $V_{OUT}$ . All other behaviors (OVLO, UVLO, OVP, etc.) will remain the same.



## **Application Characteristics**





*Figure 5 — Full-load efficiency vs. VIN at low trim*



*Figure 7 — Full-load efficiency vs. VIN at high trim*



*Figure 3 — Disabled power dissipation vs. VIN Figure 4 — No-load power dissipation vs. VIN at nominal trim*



*Figure 6 — Full-load efficiency vs. VIN at nominal trim*



## **Application Characteristics (Cont.)**



*Figure 8 — Efficiency vs. load at TCASE = –40°C, nominal trim*



*Figure 10 — Efficiency vs. load at TCASE = 25°C, nominal trim*



*Figure 12 — Efficiency vs. load at TCASE = 75°C, nominal trim*



*Figure 9 — Power dissipation vs. load at TCASE = –40°C, nominal trim*



*Figure 11 — Power dissipation vs. load at TCASE = 25°C, nominal trim*



*Figure 13 — Power dissipation vs. load at TCASE = 75°C, nominal trim*



## **Application Characteristics (Cont.)**



*Figure 14 —*  $R_{OUT}$  *vs. temperature at nominal trim* 



*Figure 16 — Maximum rated output capacitance C<sub>OUT-EXT</sub> at start up, over all line, no load*







*Figure 15 — Effective internal input capacitance vs. VIN*



*Figure 17 — Input voltage start up,*  $V_{IN} = 270V$ *,*  $V_{OUT} = 28V$ *, COUT\_EXT = 0F, RLOAD = 0.6Ω*



*<i>Figure 19 — Start up from EN, V<sub>IN</sub>* **= 270V, V<sub>OUT</sub> = 28V, C<sub>OUT\_EXT</sub> = 0F,** *RLOAD = 0.6Ω; analog-interface models only*



## **Application Characteristics (Cont.)**



*Figure 20 — Output voltage ripple,*  $V_{IN} = 270V$ *,*  $V_{OUT} = 28V$ *, COUT\_EXT = 0F, RLOAD = 0.6Ω*



*Figure 22 —* 100 – 10% load transient response,  $V_{IN} = 270V$ , *nominal trim,*  $C_{OUT/EXT} = 0 \mu F$ 



*Figure 21* —  $10 - 100\%$  load transient response,  $V_{IN} = 270V$ , *nominal trim,*  $C_{OUT\_EXT} = 0 \mu F$ 



### **General Characteristics**

Specifications apply over all line and load conditions, internal temperature T<sub>INT</sub> = 25°C, unless otherwise noted. **Boldface** specifications apply over the temperature range specified by the product grade.



[c] Product appearance may change over time depending upon environmental exposure. This change has no impact on product performance.

[d] Temperature refers to the internal operation of the DCM. For maximum case temperature, please refer to Figure 1.



## **General Characteristics (Cont.)**





### **Pin Functions**

#### **Power Terminals**

*+IN, –IN* Input power pins.

#### *+OUT, –OUT*

Output power pins. –OUT also serves as the reference for the secondary-referenced control pins on analog interface models.

#### **Analog Signal Control Pins**

#### *EN (Enable)*

This pin enables and disables the DCM converter; when held low the unit will be disabled. It is referenced to the –OUT pin of the converter. EN is active only if VDDE is pre-applied before  $V_{IN}$  is applied. Otherwise, EN is inactive and will be ignored until  $V_{IN}$  is removed and reapplied.

- Output enable: When EN is allowed to pull up above the enable threshold, the module will be enabled. If leaving EN floating, it is pulled up to  $V_{CC}$  and the module will be enabled.
- Output disable: EN may be pulled down externally in order to disable the module.
- EN is an input only, it does not pull low in the event of a fault.

#### *TR (Trim)*

The TR pin is used to select the trim mode and to trim the output voltage of the DCM converter. The TR pin has an internal pull-up to  $V_{CC}$ .

The DCM will latch trim behavior at application of  $V_{IN}$  (once  $V_{IN}$ exceeds  $V_{\text{IN-UVLO+}}$ , and persist in that same behavior until loss of input voltage.

- At application of  $V_{IN}$ , if TR is sampled at a value above  $V_{TRIM-DIS}$ , the module will latch in a non-trim mode, and will ignore the TR input for as long as  $V_{\text{IN}}$  is present.
- At application of  $V_{IN}$ , if TR is sampled at a value below  $V_{TRIM-EN}$ , the TR will serve as an input to control the real time output voltage. It will persist in this behavior until  $V_{IN}$  is no longer present.

If trim is active when the DCM is operating, the TR pin provides dynamic trim control at a typical 0.4Hz of –3dB bandwidth over the output voltage. TR also decreases the current limit threshold when trimming above  $V_{\text{OUT-NOM}}$ .

### **PMBus® Signal Control Pins**

#### *SCL and SDA (Serial Clock and Serial Data)*

I<sup>2</sup>C<sup>™</sup> communication signal pin interface for PMBus Host clock and data connection. SCL and SDA are not internally pulled up to any voltage, permitting flexibility for the user in defining the communication bus voltage. External pull-up resistors are required, the value of which should be considered dependent on the SCL and SDA signal routing impedance characteristics.

#### *ADDR (Address)*

This pin programs the module with a fixed and persistent PMBus address using a resistor between the ADDR pin and SGND. The address pin has an internal 10kΩ pull-up resistor to V<sub>CC</sub>. The address is sampled by the DCM's internal microcontroller at initial turn on and held until power is removed. See the Device Address table in the PMBus Interface section for recommended values of  $R_{\text{ADDR}}$ .

Please note: For chassis mount models, Vicor part number 42550 will be needed for applications requiring the use of signal pins.

### **Design Guidelines**

#### **Building Blocks and System Design**

The DCM converter input accepts the full 180 – 400V range, and it generates an isolated trimmable  $28.0V<sub>DC</sub>$  output. Multiple DCMs may be paralleled for higher power capacity via wireless load sharing, even when they are operating off of different input voltage supplies.

The DCM converter provides a regulated output voltage with a load dependent, resistive droop characteristic  $(R_{\text{OUT}})$ . The load line enables configuration of an array of DCM converters that manage the output load with no share signal bus among modules. When multiple DCM5614 modules are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point-of-load. Ensuring equal current sharing among modules requires that DCM array impedances be matched. Downstream regulators may be used to provide tighter voltage regulation if required.

The DCM5614xD0H36K3yzz may be used in standalone applications where the output power requirements are up to 1300W. However, it is easily deployed as arrays of modules to increase power handling capacity. Arrays of up to four units have been qualified for 5.2kW capacity. Application of DCM converters in an array requires no de-rating of the maximum available power versus what is specified for a single module. To ensure reliable system recovery in the event of a fault of one or more units in an array, ORing of the DCM outputs is needed. Note that the addition of ORing circuitry can influence current sharing among modules.

### **Soft Start**

When the DCM starts, it will go through a soft start. The soft-start routine ramps the output voltage by modulating the internal error amplifier reference. This causes the output voltage to approximate a piecewise linear ramp. The output ramp finishes when the voltage reaches either the nominal output voltage or the trimmed output voltage as set by either the TR pin (analog interface modules) or the VOUT\_COMMAND (21h – PMBus interface modules). The DCM is capable of supporting full rated output current during start up and will enter constant-current operation to support charging highly capacitive loads (see Figure 16).

#### **Trim Mode and Output Trim Control (Analog Interface Modules)**

When the input voltage is initially applied to a DCM, and after  $t_{\text{INIT}}$  elapses, the trim pin voltage  $V_{TR}$  is sampled. The TR pin has an internal pull-up resistor to  $V_{CC}$ , so unless external circuitry pulls the pin voltage lower, it will pull up to  $V_{CC}$ . If the initially sampled trim pin voltage is higher than  $V_{TRIM-DIS}$ , then the DCM will disable trimming as long as  $V_{\text{IN}}$  remains applied. In this case, for all subsequent operation, the output voltage will be programmed to the nominal set point. This minimizes the support components required for applications that only require the nominal rated  $V_{\text{OUT}}$ and also provides the best output set-point accuracy as there are no additional errors introduced from external trim components.

If, at initial application of  $V_{IN}$ , the TR pin voltage is prevented from exceeding  $V_{TRIM-FN}$ , then the DCM will activate trim mode. The trim mode will remain active for as long as  $V_{\text{IN}}$  is applied.



 $V_{\text{OUT}}$  set point at no load can be calculated using the equation below:

$$
V_{OUTTRIMMING} = 20.00 + \left(20.625 \cdot \frac{V_{TR}}{V_{CC}}\right)
$$
 (1)

Note: the trim mode is not changed when a DCM recovers from any fault condition or being disabled.

Module performance is guaranteed through output voltage trim range  $V_{\text{OUT-TRIMMING}}$ . If  $V_{\text{OUT}}$  is trimmed above this range, then certain combinations of line and load transient conditions may trigger the output OVP.

### **Output Current Limit**

The DCM features a fully operational firmware-controlled current limit that effectively keeps the module operating inside the Safe Operating Area (SOA) for all valid trim and load profiles. The current limit approximates a "brick wall" limit, where the output current is prevented from exceeding the current limit threshold by reducing the output voltage via the internal error amplifier reference.

Sustained operation in current limit is permitted and no de-rating of output power is required. In order to preserve the SOA, when the converter is trimmed above the nominal output voltage, the current limit threshold is automatically reduced to limit the available output power.

Current limit can reduce the output voltage to as little as the UVP threshold ( $V<sub>OUT-UVP</sub>$ ). Below this minimum output voltage compliance level, further loading will cause the module to shut down due to the output undervoltage fault protection.

#### *Analog Interface Modules*

The current limit threshold at all trim conditions is 105% of rated output current. Note that at output voltage trim conditions higher than 28V, the rated output current is automatically reduced to prevent exceeding the 1300W rated output power capability of the module. The module may enter current-limited operation during soft start when charging large capacitive loads (see Figure 16).

#### *PMBus® Interface Modules*

The default current limit threshold at all trim conditions is 105% of rated output current. Note that at output voltage trim conditions higher than 28V, the rated output current is automatically reduced to prevent exceeding the 1300W rated output power capability of the module. The current limit threshold may be adjusted from 0 to 105% of rated current via the MFR\_CONSTANT\_CURRENT (E8h) command, see PMBus Interface section beginning on page 25. This command also permits disabling the firmware-controlled constant-current behavior such that an output overcurrent event exceeding  $I_{\text{OUT\_CL}}$  triggers the hardware overcurrent protection and disables the powertrain for a minimum time  $t_{CL-FAULT}$ . The module will periodically attempt to restart until the overcurrent condition is removed and normal operation resumes.

The module may enter current-limited operation during soft start when charging large capacitive loads (see Figure 16). The current limit threshold during soft start is set according to the MFR\_CONSTANT\_CURRENT (E8h). Current-limited operation during soft start is retained (105% threshold) even if the firmware-controlled constant-current behavior is disabled.

#### **Line Impedance, Input Slew rate and Input Stability Requirements**

Connect a high-quality, low-noise power supply to the +IN and –IN terminals. Additional capacitance may have to be added between +IN and –IN to make up for impedances in the interconnect cables as well as deficiencies in the source.

Excessive source impedance can bring about system stability issues for a regulated DC-DC converter, and must either be avoided or compensated. A 100µF input capacitor is the minimum recommended in case the source impedance is insufficient to satisfy stability requirements.

Additional information can be found in the [filter design application note.](http://www.vicorpower.com/documents/application_notes/vichip_appnote23.pdf)

Please refer to this [input filter design tool](http://app2.vicorpower.com/filterDesign/intiFilter.do) to ensure input stability.

Ensure that the input voltage slew rate is less than 1V/µs, otherwise a pre-charge circuit is required for the DCM input to control the input voltage slew rate and prevent overstress to input stage components.

#### **Input Fuse Selection**

The DCM is not internally fused in order to provide flexibility in configuring power systems. Input line fusing is recommended at the system level, in order to provide thermal protection in case of catastrophic failure. The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than the DCM converter's maximum current)
- $\blacksquare$  Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- $\blacksquare$  Breaking capacity per application requirements
- $\blacksquare$  Nominal melting  $l^2t$
- Recommended fuse: Littelfuse® 487 series rated 10A.

#### **Fault Handling**

The following section describes fault conditions in which the DCM will automatically shut down to protect the powertrain from operation outside the prescribed safe operating area. All faults are non-latching; the powertrain will automatically attempt to restart once the fault condition subsides.

#### *Input Undervoltage Fault Protection (UVLO)*

The converter's input voltage is monitored to detect an input undervoltage condition. If the converter is not already running, then it will ignore enable commands until the input voltage is greater than  $V_{IN-UVLO+}$ . If the converter is running and the input voltage falls below  $V_{IN-UVLO}$ , the converter recognizes a fault condition, the powertrain stops switching, and the output voltage of the unit falls.

Input voltage transients which fall below UVLO for less than  $t_{UVLO}$ may not be detected by the fault protection logic, in which case the converter will continue regular operation. No protection is required in this case.

Once the UVLO fault is detected by the fault protection logic, the converter shuts down and waits for the input voltage to rise above  $V_{IN-UVLO+}$ . Provided the converter is still enabled, it will then restart.



#### *Input Overvoltage Fault Protection (OVLO)*

The converter's input voltage is monitored to detect an input overvoltage condition. When the input voltage is higher than  $V_{IN-OVIO+}$ , a fault is detected, the powertrain stops switching, and the output voltage of the converter falls.

After an OVLO fault occurs, the converter will wait for the input voltage to fall below  $V_{IN-OVLO-}$ . Provided the converter is still enabled, the powertrain will restart.

A time dependent overvoltage protection permits the module to ride through short duration voltage surge transients. The converter will continue to process power so long as the input voltage returns to a level below  $V_{IN-OVIO}$  within t<sub>ovin</sub>.

#### *Output Undervoltage Fault Protection (UVP)*

The converter determines that an output overload or short circuit condition exists by measuring its output voltage and the output of the internal error amplifier. In general, whenever the powertrain is switching and the output voltage falls below  $V_{\text{OUT-UVP}}$  threshold, a undervoltage fault will be registered. Once an output undervoltage condition is detected, the powertrain immediately stops switching, and the output voltage of the converter falls. The converter remains disabled for a time  $t_{FAULT}$ . Once recovered and provided the converter is still enabled, the powertrain will restart.

#### *Temperature Fault Protections (OTP)*

The fault logic monitors the internal temperature of the converter. If the measured temperature exceeds  $T_{INT-OTP}$ , a temperature fault is registered. As with the undervoltage fault protection, once a temperature fault is registered, the powertrain immediately stops switching, the output voltage of the converter falls, and the converter remains disabled for at least time  $t_{\text{OP-FAUIT}}$ . Then, the converter waits for the internal temperature to return to below  $T<sub>INT-OTP</sub>$  before recovering. Provided the converter is still enabled, the DCM will restart.

#### *Output Overvoltage Fault Protection (OVP)*

The converter monitors the output voltage during each switching cycle. If the output voltage exceeds  $V_{\text{OUT-OVP+}}$ , the OVP fault protection is triggered. The control logic disables the powertrain, and the output voltage of the converter falls.

The DCM will remain disabled for at least time  $t_{FAUIT}$ . Provided the converter is still enabled and the output voltage has fallen below  $V_{\text{OUT-OVP-}}$ , the powertrain will restart.

#### **Thermal Considerations**

The VIA package provides effective conduction cooling from either of the two module surfaces. Heat may be removed from the pin-side surface, the non-pin-side surface or both. The extent to which these two surfaces are cooled is a key component for determining the maximum power that can be processed by a DCM in a VIA package, as can be seen from specified thermal operating area on Page 4. Since the VIA package has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a system-level thermal solution. To this purpose, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 23 shows the "thermal circuit" for the VIA package.



*Figure 23 — Double-sided cooling thermal model*

In this case, the internal power dissipation is  $P_{DISS}$ ,  $\theta_{INT}$  PIN SIDE and  $\theta_{\text{INT, NON-PIN-SIDE}}$  are thermal resistance characteristics of the VIA package and the pin-side and non-pin-side surface temperatures are represented as  $T_{C_PIN\_SIDE}$ , and  $T_{C_NON_PIN\_SIDE}$ . It is interesting to notice that the package itself provides a high degree of thermal coupling between the pin-side and non-pin-side case surfaces (represented in the model by the resistor  $\theta_{HOU}$ ). This feature enables two main options regarding thermal designs:

Single-side cooling: the model of Figure 23 can be simplified by calculating the parallel resistor network and using one simple thermal resistance number and the internal power dissipation curves; an example for non-pin-side cooling only is shown in Figure 24.

In this case,  $\theta_{\text{INT}}$  can be derived as following:

$$
\theta_{INT} = \frac{(\theta_{INT\_PIN\_SIDE} + \theta_{HOU}) \cdot \theta_{INT\_NON\_PIN\_SIDE}}{\theta_{INT\_PIN\_SIDE} + \theta_{HOU} + \theta_{INT\_NON\_PIN\_SIDE}}
$$
(2)

Double-side cooling: while this option might bring limited advantage to the module internal components (given the surfaceto-surface coupling provided), it might be appealing in cases where the external thermal system requires allocating power to two different elements, like for example heatsinks with independent airflows or a combination of chassis/air cooling.



*Figure 24 — Single-sided cooling thermal model*



#### **Grounding Considerations**

The chassis of the DCM is required to be connected to Protective Earth when installed in the end application and must satisfy the requirements of IEC 60950-1 for Class I products.

#### **Dielectric Withstand**

The DCM contains an internal safety approved isolating component (ChiP™) that provides the Reinforced Insulation from Input to Output. The isolating component is individually tested for Reinforced Insulation from Input to Output at  $4242V<sub>DC</sub>$  prior to the final assembly of the DCM in a VIA package.

When the VIA package assembly is complete the Reinforced Insulation can only be tested at Basic Insulation values as specified in the electric strength Test Procedure noted in clause 5.2.2 of IEC 60950-1.

#### **Test Procedure Note from IEC 60950-1**

"For equipment incorporating both REINFORCED INSULATION and lower grades of insulation, care is taken that the voltage applied to the REINFORCED INSULATION does not overstress BASIC INSULATION or SUPPLEMENTARY INSULATION."

#### **Summary**

The final package assembly contains basic insulation from input to case, reinforced insulation from input to output, and functional insulation from output to case.

The output of the DCM complies with the requirements of SELV circuits so only functional insulation is required from the output

(SELV) to case (PE) because the case is required to be connected to protective earth in the final installation. The construction of the DCM in a VIA package can be summarized by describing it as a "Class II" component installed in a "Class I" subassembly. The reinforced insulation from input to output can only be tested at a basic insulation value of  $2121V<sub>DC</sub>$  on the completely assembled VIA package.



## **System Diagram for PMBus® Interface**



The controller of the DCM in a VIA package is referenced to the low-voltage-side signal ground (SGND).

The DCM in a VIA package provides the Host PMBus system with accurate telemetry monitoring and reporting, voltage and current setpoint adjustment, in addition to corresponding status flags. The standalone DCM is periodically polled for status by the host PMBus. Direct communication to the DCM is enabled by a page command. For example, the page (0x00) prior to a telemetry inquiry points to the DCM controller data and page (0x01) prior to a telemetry inquiry points to the DCM parameters.

The DCM enables the PMBus compatible host interface with an operating bus speed of up to 400kHz. The DCM follows the PMBus command structure and specification.



## **PMBus® Interface**

Refer to "PMBus Power System Management Protocol Specification Revision 1.3, Part I and II" for complete PMBus specifications details at <http://pmbus.org>.

### **Device Address**

The PMBus address (ADDR Pin) should be set to one of a predetermined sixteen possible addresses shown in the table below using a resistor between ADDR pin and SGND pin.

The DCM accepts only a fixed and persistent address and does not support SMBus address resolution protocol. At initial power-up, the DCM internal microcontroller will sample the address pin voltage, and will hold this address until device power is removed.



### **Reported DATA Formats**

The DCM controller employs a direct data format where all reported measurements are in Volts, Amperes, Degrees Celsius, or Seconds. The host uses the following PMBus specification to interpret received values metric prefixes. Note that the COEFFICIENTS command is not supported:

Where:

- X is a "real world" value in units (A, V,  $\degree$ C, s)
- Y is a two's complement integer received from the internal microcontroller
- m, b and R are two's complement integers defined as follows:

$$
X = \left(\frac{1}{m}\right) \bullet \left(Y \bullet 10^{-R} - b\right) \tag{3}
$$





## **Supported Command List**





### **Command Structure Overview**

#### **Write Byte protocol:**

The Host always initiates PMBus® communication with a START bit. All messages are terminated by the Host with a STOP bit. In a write message, the master sends the slave device address followed by a write bit. Once the slave acknowledges, the master proceeds with the command code and then similarly the data byte.





*Figure 25 — PAGE COMMAND (00h), WRITE BYTE PROTOCOL*

#### **Read Byte protocol:**

A Read message begins by first sending a Write Command, followed by a REPEATED START Bit and a slave Address. After receiving the READ bit, the DCM controller begins transmission of the Data responding to the Command. Once the Host receives the requested Data, it terminates the message with a NACK preceding a stop condition signifying the end of a read transfer.



*Figure 26 — ON\_OFF\_CONFIG COMMAND (02h), READ BYTE PROTOCOL*



#### **Write Word protocol:**

When transmitting a word, the lowest order byte leads the highest order byte. Furthermore, when transmitting a Byte, the least significant bit (LSB) is sent last. Refer to System Management Bus (SMBus) specification version 2.0 for more details.

Note: Extended command and Packet Error Checking Protocols are not supported.



*Figure 27 — TON\_DELAY COMMAND (60h)\_WRITE WORD PROTOCOL*

#### **Read Word protocol:**



*Figure 28 — MFR\_VIN\_MIN COMMAND (A0h)\_READ WORD PROTOCOL*



*Figure 29 — SET\_ALL\_THRESHOLDS COMMAND (D5h)\_WRITE BLOCK PROTOCOL*



#### **Read Block protocol:**









*Figure 31 — DISABLE\_FAULT COMMAND (D7h)\_WRITE*

Note that only one command per device is allowed in a group command.



### **Supported Commands Transaction Type**

A direct communication to the DCM controller and a simulated communication to non-PMBus® devices is enabled by a page command. Supported command access privileges with a pre-selected PAGE are defined in the following table. Deviation from this table generates a communication error in STATUS\_CML register.



## **Page Command (00h)**

The page command data byte of 00h prior to a command call will address the controller-specific data and a page data byte of 01h would address the DCM.



## **OPERATION Command (01h)**

The OPERATION command can be used to turn on and off DCM.



This command accepts only two data values: 00h and 80h. If any other value is sent the command will be rejected and a CML Data error will result.



## **CLEAR\_FAULTS Command (03h)**

This command clears all status bits that have been previously set. Persistent or active faults are re-asserted once cleared. All faults are latched once asserted in the DCM controller. Registered faults will not be cleared when shutting down the DCM powertrain by sending the OPERATION command.



## **CAPABILITY Command (19h)**

The DCM returns a default value of 20h. This value indicates that the PMBus® frequency supported is up to 400kHz and that both Packet Error Checking (PEC) and SMBALERT# are not supported.



## **VOUT\_MODE Command (20h)**

The command returns the information about the mode used for all the output voltage related commands. DCM uses DIRECT Mode (40h) for all the output voltage related commands.

## **VOUT\_COMMAND (21h)**

This command sets the output voltage of device to the commanded value.

Any values outside the device output voltage range sent by host will be rejected,will not override the current value and will set the Unsupported data bit in STATUS\_CML.

This command uses DIRECT mode and following format:

 $V_{OUT\_SET\_PONT\_ACTUAL} = V_{OUT\_SET\_PONT\_SET} \cdot 10^{-2}$  (Volts)



## **STATUS\_BYTE (78h) and STATUS\_WORD (79h)**



All fault or warning flags, if set, will remain asserted until cleared by the host or once DCM power is removed. This includes undervoltage fault, overvoltage fault, overcurrent fault, overtemperature fault, undertemperature fault, communication faults and analog controller shut-down fault.

Asserted status bits in all status registers, with the exception of STATUS WORD and STATUS BYTE, can be individually cleared. This is done by sending a data byte with one in the bit position corresponding to the intended warning or fault to be cleared. Refer to the PMBus® Power System Management Protocol Specification – Part II – Revision 1.3 for details.

The POWER GOOD# bit reflects the state of the device and does not reflect the state of the POWER\_GOOD# signal limits. The POWER\_GOOD\_ON COMMAND (5Eh) and POWER\_GOOD\_OFF COMMAND (5Fh) are not supported. The POWER\_GOOD# bit is set, when the DCM is not in the active state, to indicate that the powertrain is inactive and not switching. The POWER\_GOOD# bit is cleared, when the DCM is in the enabled state, after the powertrain is activated allowing for soft-start to elapse.

## **STATUS\_VOUT (7Ah)**



Unsupported bits are indicated above. A one indicates a fault.

POWER\_GOOD# and OFF bits cannot be cleared as they always reflect the current state of the device.

The Busy bit can be cleared using CLEAR\_FAULTS Command (03h) or by writing data value (40h) to PAGE (00h) using the STATUS BYTE (78h).

Fault reporting, such as SMBALERT# signal output, and host notification by temporarily acquiring bus master status is not supported.

If the DCM controller is powered through VDDE, it will retain the last telemetry data and this information will be available to the user via a PMBus Status request. This is in agreement with the PMBus standard, which requires that status bits remain set until specifically cleared. Note that in the case where the DCM  $V_{\text{IN}}$  is lost, the status will always indicate an undervoltage fault, in addition to any other fault that occurred.

NONE OF THE ABOVE bit will be asserted if either the STATUS MFR SPECIFIC (80h) or the High Byte of the STATUS WORD is set.

## **STATUS\_IOUT (7Bh)**



Unsupported bits are indicated above. A one indicates a fault.



## **STATUS\_INPUT (7Ch)**



Unsupported bits are indicated above. A one indicates a fault.

## **STATUS\_TEMPERATURE (7Dh)**



Unsupported bits are indicated above. A one indicates a fault.

### **STATUS\_CML (7Eh)**



Unsupported bits are indicated above. A one indicates a fault.

The STATUS CML data byte will be asserted when an unsupported PMBus® command or data or other communication fault occurs.

### **STATUS\_MFR\_SPECIFIC (80h)**



The DCM in a VIA package has hardware protections and supervisory protections. The hardware controller provides an additional layer of protection and has the fastest response time. The Hardware Controller Shut-Down Fault, when asserted, indicates that at least one of the powertrain protection faults is triggered.

The DCM UART is designed to operate with the DCM controller UART. If the DCM UART CML is asserted, it may indicate a hardware or connection issue between both internal devices.

The RAMP Fault bit, if asserted, indicates start of voltage ramp failure.



[f] Non-volatile memory read error.

When PAGE COMMAND (00h) data byte is equal to (00h), Hardware Controller Shut-Down Fault, RAMP fault and DCM UART CML bit will return DCM faults. The DCM UART CML will also be asserted if active DCM stops responding. The DCM must communicate at least once to the DCM controller in order to trigger this FAULT. The DCM UART CML can be cleared using PAGE (00h) CLEAR\_FAULTS (03h) Command.

NVM READ ERROR is asserted when the DCM controller has an error reading non-volatile memory on power-up.

AUX SUPPLY PRESENT bit indicates that the DCM controller is powered up by external bias power.



## **READ\_VIN Command (88h)**

If PAGE data byte is equal to (01h) command will return DCM's value of input voltage in the following format:

$$
V_{\text{IN\_ACTUAL}} = V_{\text{IN\_REPORTED}} \bullet 10^{-1} \left( Volts \right)
$$

## **READ\_VOUT Command (8Bh)**

If PAGE data byte is equal to (01h) command will return DCM's output voltage in the following format:

$$
V_{\text{OUT}\_\text{ACTUAL}} = V_{\text{OUT}\_\text{REPORTED}} \bullet 10^{-2} \text{ (Volts)}
$$

### **READ\_IOUT Command (8Ch)**

If PAGE data byte is equal to (00h or 01h) command will return DCM's output current in the following format:

 $I_{OUT\_ACTUAL} = I_{OUT\_REPORTED} \bullet 10^{-2} (Amps)$ 

### **READ\_TEMPERATURE\_1 Command (8Dh)**

If PAGE data byte is equal to (00h or 01h) command will return DCM's temperature in the following format:

$$
T_{\text{ACTUAL}} = \pm T_{\text{REPORTED}} \, (^{\text{o}}C)
$$

## **READ\_POUT Command (96h)**

If PAGE data byte is equal to (00h or 01h) command will return DCM's output power in the following format:

$$
P_{\text{OUT}\_\text{ACTUAL}} = P_{\text{OUT}\_\text{REPORTED}} \bullet 10^{-1} (W)
$$

#### **MFR\_VIN\_MIN Command (A0h), MFR\_VIN\_MAX Command (A1h), MFR\_VOUT\_MIN Command (A4h), MFR\_VOUT\_MAX Command (A5h), MFR\_IOUT\_MAX Command (A6h), MFR\_POUT\_MAX Command (A7h)**

These values are set by the factory and indicate the device input output voltage and output current range and output power capacity. Information can be accessed with either PAGE (00h) or (01h).

The DCM controller will report rated DCM input voltage minimum and maximum in volts, output voltage minimum and maximum in volts, output current maximum in Amperes and output power maximum in watts.

### **MFR\_CONSTANT\_CURRENT COMMAND (E8h)**

This command sets the value of DCM current limit threshold as percentage of full load. The DCM will enter constant current operation when a load is connected that exceeds the specified current limit threshold.

Valid values are in the range of 00h – 69h (0 – 105% rated current).

$$
I_{OUT\_VALUE\_ACTUAL} = I_{OUT\_VALUE\_SET} \bullet 10^{-2} Full\ Load\ (Amps)
$$

The constant-current behavior of the DCM can be disabled by entering any value greater than 69h. When disabled, MFR\_CONSTANT\_CURRENT command will return 82h (130%). In this mode the powertrain will cease switching operation in the event of an overcurrent condition that exceeds the hardware protection threshold  $I_{\text{OUT-CL}}$ .

### **MFR\_V\_I\_COMMIT\_COMMAND Command (ECh)**

This command stores the values of the output voltage set point VOUT\_COMMAND (21h) and current limit threshold MFR\_CONSTANT\_CURRENT (E8h) in non-volatile memory. The stored values become the default voltage setpoint and current limit threshold upon recycling the DCM input voltage.

MFR\_V\_I\_COMMIT\_COMMAND is a block command and takes 0 bytes of data.

If enabled, the DCM powertrain will be momentarily disabled while writing to non-volatile memory and will automatically restart once the write sequence is completed.



## **Data Transmission Faults Implementation**

This section describes data transmission faults as implemented in the DCM.



## **Data Content Faults Implementation**

This section describes data content faults as implemented in the DCM.





## **DCM in VIA Package Chassis (Lug) Mount Package Mechanical Drawing**





## **DCM in VIA Package PCB (Board) Mount Package Mechanical Drawing**





## **DCM in VIA Package PCB (Board) Mount Package Recommended Hole Pattern**





## **Revision History**





#### Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

#### **Specifications are subject to change without notice.**

Visit<http://www.vicorpower.com/dc-dc/isolated-regulated/dcm>for the latest product information.

#### Vicor's Standard Terms and Conditions and Product Warranty

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage ([http://www.vicorpower.com/termsconditionswarranty\)](http://www.vicorpower.com/termsconditions) or upon request.

#### Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: Patents Pennding

Contact Us: <http://www.vicorpower.com/contact-us>

**Vicor Corporation** 25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 [www.vicorpower.com](http://www.vicorpower.com)

**email**

Customer Service: [custserv@vicorpower.com](mailto:%20custserv%40vicorpower.com?subject=) Technical Support: [apps@vicorpower.com](mailto:apps%40vicorpower.com?subject=)

©2020 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation. I<sup>2</sup>C™ is a trademark of NXP semiconductor. Littelfuse® is a registered trademark of Littelfuse, Inc. PMBus® is a registered trademark of SMIF, Inc. All other trademarks, product names, logos and brands are property of their respective owners.

