

Data Sheet July 24, 2014 FN8178.3

Single Digitally Controlled Potentiometer (XDCP™)

The Intersil X9314 is a solid state nonvolatile potentiometer and is ideal for digitally controlled resistance trimming.


The X9314 is a resistor array composed of 31 resistive elements. Between each element and at either end are tap points accessible to the wiper element. The position of the wiper element is controlled by the $\overline{\text{CS}}$, $\text{U}/\overline{\text{D}}$, and $\overline{\text{INC}}$ inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

Features

- · Solid State Potentiometer
- 32 Taps
- $10k\Omega$ End to End Resistance
- · Three-Wire Up/Down Serial Interface
- Wiper Resistance, 40Ω Typical
- Nonvolatile Storage and Recall on Power-up of Wiper Position Standby Current < 500μA Max (Total Package)
- V_{CC} = 3V to 5.5V Operation
- · 100 Year Data Retention
- Offered in 8 Ld MSOP and SOIC Packages
- · Pb-Free Plus Anneal Available (RoHS Compliant)

Block Diagram



Ordering Information

PART NUMBER (Notes 1, 2)	PART MARKING	V _{CC} RANGE (V)	R _{TOTAL} (kΩ)	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
X9314WSIZ	X9314W ZI	5 ±10%	10	-40 to +85	8 Ld SOIC	M8.15
X9314WSZ	X9314W Z			0 to +70	8 Ld SOIC	M8.15
X9314WMIZ-3	DEX	3 to 5.5		-40 to +85	8 Ld MSOP	M8.118
X9314WSZ-3	X9314W ZD			0 to +70	8 Ld SOIC	M8.15

NOTES:

- 1. Add "T1" suffix for tape and reel.
- Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate
 termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are
 MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Pin Descriptions

V_H/R_H and V_L/R_L

The high (V_H/R_H) and low (V_L/R_L) terminals of the X9314 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is -5V and the maximum is +5V. It should be noted that the terminology of V_L/R_L and V_H/R_H references the relative position of the terminal in relation to wiper movement direction selected by the U/ \overline{D} input and not the voltage potential on the terminal.

V_W/R_W

 V_W/R_W is the wiper terminal, equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically 40Ω .

Up/Down (U/D)

The U/D input controls the direction of the wiper movement and whether the counter is incremented or decremented.


Increment (INC)


The $\overline{\text{INC}}$ input is negative-edge triggered. Toggling $\overline{\text{INC}}$ will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/\overline{D} input.

Chip Select (CS)

The device is selected when the $\overline{\text{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\text{CS}}$ is returned HIGH while the $\overline{\text{INC}}$ input is also HIGH. After the store operation is complete the X9314 will be placed in the low power standby mode until the device is selected once again.

Pin Configuration






Pin Names

SYMBOL	DESCRIPTION
V _H /R _H	High Terminal
V_W/R_W	Wiper Terminal
V _L /R _L	Low Terminal
V _{SS}	Ground
V _{CC}	Supply Voltage
U/D	Up/Down Input
INC	Increment Input
CS	Chip Select Input

Typical Attenuation Characteristics (dB)



Principles of Operation

There are three sections of the X9314: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The \overline{INC} , U/ \overline{D} and \overline{CS} inputs control the movement of the wiper along the resistor array. With \overline{CS} set LOW the X9314 is selected and enabled to respond to the

 U/\overline{D} and \overline{INC} inputs. HIGH to LOW transitions on \overline{INC} will increment or decrement (depending on the state of the U/\overline{D} input) a five bit counter. The output of this counter is decoded to select one of thirty-two wiper positions along the resistive array.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transistions HIGH while the $\overline{\text{INC}}$ input is also HIGH.

When the X9314 is powered down, the last counter position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is reset to the value last stored.

Operation Notes

The system may select the X9314, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. The wiper movement is performed as described above; once the new position is reached, the system would keep the $\overline{\text{INC}}$ LOW while taking $\overline{\text{CS}}$ HIGH. The new wiper position would be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data.

This would allow the system to always power up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, etc.

The state of U/\overline{D} may be changed while \overline{CS} remains LOW. This allows the host system to enable the X9314 and then move the wiper up and down until the proper trim is attained.

tIW/RTOTAL

The electronic switches on the X9314 operate in a "make before break" mode when the wiper changes tap positions. If the wiper is moved several positions multiple taps are connected to the wiper for t_{IW} (\overline{INC} to V_W change). The R_{TOTAL} value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions.

Power-up and Down Requirement

The are no restrictions on the sequencing of V_{CC} and the voltages applied to the potentiometer pins during power-up or power-down conditions. During power-up, the data sheet parameters for the DCP do not fully apply until 1 millisecond after V_{CC} reaches its final value. The V_{CC} ramp rate spec is always in effect.

Submit Document Feedback 3 intersil* FN8178.3

July 24, 2014

Absolute Maximum Ratings

Temperature under bias65°C to +135°C
Storage temperature65°C to +150°C
Voltage on $\overline{\text{CS}}$, $\overline{\text{INC}}$, U/D , and
V _{CC} with respect to V _{SS} 1V to +7V
Voltage on V _H /R _H and V _L /R _L referenced
to V _{SS} 8V to +8V
$\Delta V = V_H/R_H - V_L/R_L \dots 10V$
Lead temperature (soldering 10s) +300°C
Wiper current
l _W (10s)

Recommended Operating Conditions

Temperature (Commercial)	0°C to +70°C
Temperature (Industrial)	40°C to +85°C
Supply Voltage (V _{CC}) Limits	
X9314	5V ± 10%
X9314-2.7	3V to 5.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

Potentiometer Characteristics Across recommended operating conditions unless otherwise specified.

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS/NOTES	MIN	TYP	MAX	UNITS		
R _{TOTAL}	End to End Resistance Tolerance				±20	%		
	V _H /R _H Terminal Voltage		-5		+5	V		
V _{VL/RL}	V _L /R _L Terminal Voltage		-5		+5	V		
	Power Rating	at +25°C			10	mW		
R _W	Wiper Resistance	$I_W = \pm 1 \text{mA}, V_{CC} = 5 \text{V}$		40	100	Ω		
I _W	Wiper Current				±4.4	mA		
	Noise	Ref: 1kHz		-120		dBV		
	Relative variation. Error in step size between taps.	$\log (R_{W(n)}) - \log R_{W(n-1)})$	0.07- 0.003		0.07 + 0.003			
	R _{TOTAL} Temperature Coefficient	for -40°C to +85°C		±600		ppm/°C		
	Ratiometric Temperature Coefficient				±20	ppm/°C		
C _H /C _L /C _W Note 4	Potentiometer Capacitance	See "Circuit #3 SPICE Macromodel" on page 5		10/10/25	pF			

Submit Document Feedback 4 intersil* FN8178.3
July 24, 2014

DC Electrical Specifications Across recommended operating conditions unless otherwise specified.

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (<u>Note 3</u>)	MAX	UNITS
Icc	V _{CC} Active Current	$\overline{\frac{CS}{INC}} = V_{IL}, U/\overline{D} = V_{IL} \text{ or } V_{IH} \text{ and}$ $\overline{INC} = 0.4V/2.4V \text{ at max. } t_{CYC}$		1	3	mA
I _{SB}	Standby Supply Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 0.3 \text{V}, \text{U}/\overline{\text{D}} \text{ and } \overline{\text{INC}} = \text{V}_{\text{SS}} \text{ or } \text{V}_{\text{CC}} - 0.3 \text{V}$			500	μΑ
ILI	CS, INC, U/D Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC}			±10	μΑ
V _{IH}	$\overline{\text{CS}}$, $\overline{\text{INC}}$, $\overline{\text{U}}\overline{\text{D}}$ Input HIGH Voltage		2		V _{CC} + 1	V
V _{IL}	CS, INC, U/D Input LOW Voltage		-1		0.8	V
C _{IN} (Note 4)	CS, INC, U/D Input Capacitance	$V_{CC} = 5V$, $V_{IN} = V_{SS}$, $T_A = +25$ °C, $f = 1$ MHz			10	pF

NOTES:

- 3. Typical values are for $T_A = +25$ °C and nominal supply voltage.
- 4. This parameter is periodically sampled and not 100% tested.


Standard Parts


PART NUMBER	MAXIMUM RESISTANCE	WIPER INCREMENTS	MINIMUM RESISTANCE
X9314W	10kΩ	Log Taper	40Ω


Test Circuit #1

Test Circuit #2

Circuit #3 SPICE Macromodel







A.C. Conditions of Test

INPUT PULSE LEVELS	0V to 3V
Input rise and fall times	10ns
Input reference levels	1.5V

Mode Selection

cs	INC	U/D	MODE
L		Н	Wiper up
L		L	Wiper down
	Н	Х	Store wiper position
Н	Х	Х	Standby
	L	Х	No store, return to standby

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

Submit Document Feedback 5 intersil 5 July 24, 2014


AC Electrical Specifications Across recommended operating conditions unless otherwise specified.

		LIMITS			
SYMBOL	PARAMETER	MIN	TYP(Note 5)	MAX	UNITS
t _{Cl}	CS to INC Setup	100			ns
t _{ID}	INC HIGH to U/D Change	100			ns
t _{DI}	U/D to INC Setup	2.9			μs
t _{IL}	INC LOW Period	1			μs
t _{IH}	INC HIGH Period	1			μs
t _{IC}	INC Inactive to CS Inactive	1			μs
^t CPH	CS Deselect Time	20			ms
t _{IW}	INC to V _W Change		100	500	μs
tcyc	INC Cycle Time	4			μs
t _R , t _F (<u>Note 6</u>)	INC Input Rise and Fall Time			500	μs
t _{PU} (<u>Note 6</u>)	Power-up to Wiper Stable			500	μs
t _R V _{CC}	V _{CC} Power-up Rate	0.2		50	mV/μs

NOTES:

- 5. Typical values are for $T_A = +25$ °C and nominal supply voltage.
- 6. This parameter is periodically sampled and not 100% tested.

A.C. Timing



NOTE:

7. MI in the A.C. timing diagram refers to the minimum incremental change in the V_W output due to a change in the wiper position.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


Submit Document Feedback 6 Intersil 5 Intersil 5 Intersil 5 Intersil 5 Intersil 5 Intersil 5 Intersil 6 Intersil 5 Inters


Package Outline Drawing


M8.118


8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE


Rev 4, 7/11











TYPICAL RECOMMENDED LAND PATTERN

NOTES:


- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not
- 4. Plastic interlead protrusions of 0.15mm max per side are not included.
- Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.


intersil FN8178.3 Submit Document Feedback July 24, 2014


Package Outline Drawing


M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 4, 1/12









NOTES:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

Submit Document Feedback 8 intersil 5 Intersil 5 Intersil 5 Intersil 5 Intersil 5 Intersil 6 Intersil 7 Inters