

MOSFET – Single, P-Channel, POWERTRENCH®

-12 V, -12 A, 12.5 mΩ

FDMA908PZ

General Description

This device is designed specifically for battery charge or load switching in cellular handset and other ultraportable applications. It features a MOSFET with low on-state resistance and zener diode protection against ESD. The MicroFET 2X2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.

Features

- Max $R_{DS(on)} = 12.5 \text{ m}\Omega$ at $V_{GS} = -4.5 \text{ V}$, $I_D = -12 \text{ A}$
- Max $R_{DS(on)} = 18 \text{ m}\Omega$ at $V_{GS} = -2.5 \text{ V}$, $I_D = -10 \text{ A}$
- Max $R_{DS(on)} = 28 \text{ m}\Omega$ at $V_{GS} = -1.8 \text{ V}$, $I_D = -8 \text{ A}$
- Low Profile 0.8 mm Maximum in the New Package MicroFET 2x2 mm
- HBM ESD Protection Level > 2.8 kV Typical (Note 3)
- Free from Halogenated Compounds and Antimony Oxides
- This Device is Pb-Free, Halide Free and is RoHS Compliant

MOSFET MAXIMUM RATINGS (T_A = 25°C, unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V _{DS}	Drain to Source Voltage	-12	V
V _{GS}	Gate to Source Voltage	±8	V
I _D	Drain Current - Continuous (Note 1a) T _A = 25°C - Pulsed	-12 -40	Α
P _D	$\begin{tabular}{lll} Power Dissipation \\ - (Note 1a) & T_A = 25^\circ C \\ - (Note 1b) & T_A = 25^\circ C \end{tabular}$	2.4 0.9	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	52	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	145	

1

V _{DS}	R _{DS(on)} MAX	I _D MAX
-12 V	12.5 mΩ @ -4.5 V	–12 A
	18 mΩ @ -2.5 V	
	28 mΩ @ –1.8 V	



DFN6 2x2, 0.65P (MicroFET 2x2) CASE 506DT

MARKING DIAGRAM




&Z = Assembly Plant Code &2 = 2-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

908 = Specific Device Code

PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping [†]
FDMA908PZ	DFN6 (Pb–Free, Halide Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS	•				
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-12	-	-	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, referenced to 25°C	-	-10	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -9.6 V, V _{GS} = 0 V	-	-	-1	μА
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±10	μΑ
ON CHARA	CTERISTICS	•		_		
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-0.4	-0.6	-1	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{.1}}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = -250 μA, referenced to 25°C	-	2.8	-	mV/°C
R _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -12 \text{ A}$	-	10	12.5	mΩ
()		$V_{GS} = -2.5 \text{ V}, I_D = -10 \text{ A}$	-	13	18	
		V _{GS} = -1.8 V, I _D = -8 A	-	18	28	
		$V_{GS} = -4.5 \text{ V}, I_D = -12 \text{ A}, T_J = 125^{\circ}\text{C}$	-	13	16	1
9 _{FS}	Forward Transconductance	V _{DD} = -5 V, I _D = -12 A	-	63	-	S
DYNAMIC (CHARACTERISTICS	•		_		
C _{iss}	Input Capacitance	$V_{DS} = -6 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	2638	3957	pF
C _{oss}	Output Capacitance		-	649	974	pF
C _{rss}	Reverse Transfer Capacitance		-	602	903	pF
SWITCHING	CHARACTERISTICS	•				
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -6 \text{ V}, I_D = -12 \text{ A}, V_{GS} = -4.5 \text{ V},$	-	11	21	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	12	23	ns
t _{d(off)}	Turn-Off Delay Time		-	131	223	ns
t _f	Fall Time		-	71	121	ns
Qg	Total Gate Charge	$V_{DD} = -6 \text{ V}, I_D = -12 \text{ A}, V_{GS} = -4.5 \text{ V}$	-	24	34	nC
Q _{gs}	Gate to Source Charge	7	-	3.4	-	nC
Q _{gd}	Gate to Drain "Miller" Charge		-	5.3	-	nC
DRAIN-SO	URCE DIODE CHARACTERISTICS					
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_{S} = -2 \text{ A (Note 2)}$	-	-0.6	-1.2	V
		V _{GS} = 0 V, I _S = -12 A (Note 2)	-	-0.8	-1.2	
t _{rr}	Reverse Recovery Time	$I_F = -12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	26	42	ns
Q _{rr}	Reverse Recovery Charge		-	8.5	17	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. R_{θJA} is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR–4 material. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.



a. 52°C/W when mounted on a 1 in² pad of 2 oz copper



b. 145°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%. 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 1. On-Region Characteristics




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage





Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (continued)


 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$



 $\begin{array}{c} \textbf{5000} \\ \textbf{Output} \\ \textbf$

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs. Drain to Source Voltage






Figure 9. Gate Leakage Current vs. Gate to Source Voltage

Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$





Figure 12. Junction-to-Ambient Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

MicroFET is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


DFN6 2x2, 0.65P CASE 506DT ISSUE O

DATE 31 JUL 2016





RECOMMENDED LAND PATTERN



Pin#	Function
1	Drain
2	Drain
3	Gate
4	Source
5	Drain
6	Drain
7	Drain
8	Source

- 2.05±0.05
0.90±0.10 +-
(0.200) 4X (0.15)
PIN #1 IDENT (0.50) 1 2 3 (0.30)
0.265±0.065 (6X) 0.265±0.065 7 8 1.00±0.05 2.05±0.05
0.65 0.10 0 C A B 0.05 0 C
BOTTOM VIEW

NOTES:

- A. PACKAGE DOES NOT CONFORM TO ANY JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

DOCUMENT NUMBER:	98AON13616G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN6 2X2, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales