

DESCRIPTION

The MPM3610 is a synchronous, rectified, stepdown converter module with built-in power MOSFETs, inductor, and two capacitors. It offers a compact solution with only 5 external components to achieve a 1.2A continuous output current with excellent load and line regulation over a wide input-supply range. The MPM3610 operates at a 2MHz switching frequency, which provides fast load transient response. An external AAM pin provides selectable power-save mode and forced PWM mode.

Full protection features include over-current protection (OCP) and thermal shutdown (TSD).

MPM3610 eliminates design and manufacturing risks while dramatically improving time-tomarket.

The MPM3610 is available in a space-saving QFN-20 (3mmx5mmx1.6mm) package.

FEATURES

- 4.5V to 21V Operating Input Range
- 1.2A Continuous Load Current
- 200μA Low Quiescent Current
- 90mΩ/40mΩ Low R_{DS(ON)} Internal Power MOSFETs
- Integrated Inductor
- Integrated VCC and Bootstrap Capacitors
- External AAM for Power-Save Mode Programming
- OCP with Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in a QFN-20 (3mmx5mmx1.6mm) Package
- Total Solution Size 6.7mmx6.3mm

APPLICATIONS

- Industrial Controls
- Medical and Imaging Equipment
- Telecom and Networking Applications
- LDO Replacement
- Space and Resource-Limited Applications

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under "Quality Assurance". "MPS" and "The Future of Analog IC Technologyî are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION

Efficiency vs. Load Current $\rm V_{\rm OUT}$ =3.3V

ORDERING INFORMATION

 $*$ For Tape & Reel, add suffix $-Z$ (e.g. MPM3610GQV-Z)

TOP MARKING

MP: MPS prefix: Y: year code; W: week code: 3610: first four digits of the part number; LLL: lot number; M: module

PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V_{IN}4.5V to 21V Output Voltage V_{OUT} 0.8V to V_{IN} *D_{MAX}⁽⁵⁾ Operating Junction Temp. (T_J). -40°C to +125°C

Thermal Resistance **(6)** *θJA θJC*

QFN-20 (3mmx5mmx1.6mm). 46...... 10... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) For additional details on EN pin's ABS MAX rating, please refer to the "Enable Control" section on page 14.
- 3) The maximum power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will produce an excessive die temperature, causing the converter to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) The device is not guaranteed to function outside of its operating conditions.
- 5) In practical design, the minimum V_{OUT} is limited by the minimum on-time. To allow a margin, a 50ns on-time is recommended for calculating. To set the output voltage above 5.5V, please refer to the application information on page 17.
- 6) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

Notes:

7) Not tested in production; guaranteed by over-temperature correlation.

8) Guaranteed by characterization test.

TYPICAL CHARACTERISTICS

MPM3610 Rev. 1.01 www.MonolithicPower.com
1/7/2015 MPS Proprietary Information Patent Protected Unauthorized Photocopy and Duplication Prohibited MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

V_{IN} = 12V, V_{OUT} = 3.3V, T_A = 25°C, unless otherwise noted. **Load Regulation Efficiency vs. Load Current Load Regulation** $V_{OUT} = 1.2V$ $V_{OUT} = 1V$ $V_{OUT} = 1V$ 0.40 100 0.40 95 90 -OAD REGULATION (%) .OAD REGULATION (%) 85 0.20 0.20 V_{IN} =12V EFFICIENCY (%) 80 V_{IN} =12V 75 70 0.00 0.00 65 **1111** V_{IN} $=5V$ 60 $\top \top \top$ 55 $V_{IN} = 5V$ $V_{IN} = 5V$ 50 -0.20 -0.20 45 V_{IN} 12V Π 40 Ш 35 $\frac{1}{0.01}$ -0.40 -0.40 0
LOAD CURRENT (A) 0.01 0.1 1 10 0
LOAD CURRENT (A) **Line Regulation Inductor Peak-Current Case Temperature Rise vs.** $V_{IN} = 5V - 21V$, $V_{OUT} = 3.3V$ **Limit vs. Duty Cycle Output Current** $V_{OUT} = 5V$ NORMALIZED OUTPUT VOLTAGE (%) 45 3.8 1.0 CASE TEMPERATURE RISE (°C) 40 0.8 3.6 0.6 3.4 35 CURRENT LIMIT (A) $V_{IN} = 19V$ 0.4 30 3.2 $12A$ I_{OUT} = v, 0.2 25 3 0.0 20 $\frac{1}{2}$ 0.5A 2.8 **J**out $I_{\text{OUT}}^{\perp} = 0.1$ A -0.2 2.6 15 -0.4 2.4 10 -0.6 2.2 5 -0.8 /IN 81 2 0 -1.0 0 5 10 15 20 25 0 0.5 1 1.5 0 20 40 60 80 100 **INPUT VOLTAGE (V)** DUTY (%) LOAD CURRENT (A) **Case Temperature Rise vs. Bode Plot** Maximum VIN vs. VOUT **Output Current** $I_{OUT} = 1.2A$ $V_{OUT} = 1.2V$ 20 60 22 180 CASE TEMPERATURE RISE (°C) 18 20 40 120 16 V_{IN}= 12\ 14 20 18 60 12 GAIN(dB) 0 10 16 Ω 8 -20 14 -60 6 $V_{IN} = 5V$ 4 -40 12 -120 2 $\overline{0}$ ـــا60۔
1,000 10 -180 10,000 100,000 1,000,000 0.8 1.3 1.8 2.3 2.8 3.3 3.8 4.3 4.8 5.30 0.5 1 1.5 LOAD CURRENT (A) FREQUENCY(Hz) $V_{OUT}(V)$

TYPICAL CHARACTERISTICS (continued)

MPM3610 Rev. 1.01 **6**
1/7/2015 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

TYPICAL CHARACTERISTICS (continued)

MPM3610 Rev. 1.01 www.MonolithicPower.com **7** MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

TYPICAL CHARACTERISTICS (continued)

TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are captured from the evaluation board discussed in the Design Example section. V_{IN} = 12V, V_{OUT} = 3.3V, C_{OUT} =22µF, T_A = 25°C, unless otherwise noted.

MPM3610 Rev. 1.01 **9**
1/7/2015 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are captured from the evaluation board discussed in the Design Example section. V_{IN} = 12V, V_{OUT} = 3.3V, C_{OUT} =22µF, T_A = 25°C, unless otherwise noted.

Short-Circuit Entry

Short-Circuit Steady State

Short-Circuit Recovery

PIN FUNCTIONS

FUNCTIONAL BLOCK DIAGRAM

Figure 1. Functional Block Diagram

OPERATION

The MPM3610 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs, inductor, and two capacitors. It offers a compact solution that achieves a 1.2A continuous output current with excellent load and line regulation over a 4.5V to 21V input-supply range.

The MPM3610 has three working modes: advanced asynchronous modulation (AAM), similar to PFM mode, discontinuous conduction mode (DCM), and continuous conduction mode (CCM). The load current increases as the device transitions from AAM mode to DCM to CCM. If AAM is floated or pulled high (>2.5V), the MPM3610 operates in CCM.

AAM Control Operation

In a light-load condition, MPM3610 operates in AAM mode (see Figure 2). Connect a resistor from AAM to GND to set V_{AAM} . V_{COMP} is the error-amplifier output, which represents the peak inductor current information. When V_{COMP} is lower than V_{AAM} , the internal clock is blocked. This causes the MPM3610 to skip pulses, achieving the light-load power save. Refer to AN032 for additional details.

The internal clock re-sets every time V_{COMP} exceeds V_{AAM} . Simultaneously, the high-side MOSFET (HS-FET) turns on and remains on until V_{lLsense} reaches the value set by V_{COMP} .

Figure 2. Simplified AAM Control Logic

DCM Control Operation

The V_{COMP} ramps up as the output current increases. When its minimum value exceeds V_{AAM} , the device enters DCM. In this mode the internal 2MHz clock initiates the PWM cycle, the HS-FET turns on and remains on until V_{lLsense} reaches the value set by V_{COMP} (after a

period of dead time), and then the low-side MOSFET (LS-FET) turns on and remains on until the inductor-current value decreases to zero. The device repeats the same operation in every clock cycle to regulate the output voltage (see Figure 3).

Figure 3. DCM Control Operation

CCM Control Operation

The device enters CCM from DCM once the inductor current no longer drops to zero in a clock cycle. In CCM, the internal 2MHz clock initiates the PWM cycle, the HS-FET turns on and remains on until V_{Lsense} reaches the value set by V_{COMP} (after a period of dead time), and then the LS-FET turns on and remains on until the next clock cycle starts. The device repeats the same operation in every clock cycle to regulate the output voltage.

If $V_{\text{II sense}}$ does not reach the value set by V_{COMP} within 85% of one PWM period, the HS-FET will be forced off.

Internal V_{CC} Regulator

A 4.9V internal regulator powers most of the internal circuitries. This regulator takes V_{IN} and operates in the full V_{IN} range. When V_{IN} exceeds 4.9V, the output of the regulator is in full regulation. If V_{IN} is less than 4.9V, the output decreases. The device integrates an internal decoupling capacitor, so adding an external VCC output capacitor is unnecessary.

Error Amplifier (EA)

The error amplifier compares the FB voltage to the internal $0.798V$ reference (V_{REF}) and outputs a current proportional to the difference between the two. This output current then charges or discharges the internal

compensation network to form the COMP voltage; the COMP voltage controls the power MOSFET current. The optimized, internal compensation network minimizes the external component count and simplifies control loop design.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient input-supply voltage. The MPM3610 UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 3.9V while its falling threshold is 3.25V.

Enable Control (EN)

EN turns the converter on and off. Drive EN high to turn on the converter; drive EN low to turn off the converter. An internal 1MΩ resistor from EN to GND allows EN to be floated to shut down the chip.

EN is clamped internally using a 6.5V series-Zener-diode (see Figure 4).

Figure 4. 6.5V Zener Diode Connection

Connecting EN to a voltage source directly without a pull-up resistor requires limiting the amplitude of the voltage source to ≤6V to prevent damage to the Zener diode.

Connecting the EN input through a pull-up resistor to the voltage on the V_{IN} pin limits the EN input current to less than 100µA.

For example, with 12V connected to Vin, R_{PULLUP} ≥ (12V – 6.5V) ÷ 100μA = 55kΩ.

Internal Soft-Start (SS)

Soft-start prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (SS) that ramps up from 0V to 4.9V. When SS is lower than V_{RFE} (0.798V), the error amplifier uses SS as the reference. When SS is higher than V_{REF} , the error amplifier uses V_{RFF} as the reference. The SS time is set internally to 1.5ms (V_{OUT} from 10% to 90%).

Pre-Bias Start-Up

The MPM3610 is designed for a monotonic start-up into a pre-biased output voltage. If the output is pre-biased to a certain voltage during start-up, the voltage on the soft-start capacitor is charged. When the soft-start capacitor's voltage exceeds the sensed output voltage at FB, the device turns on the HS-FET and the LS-FET sequentially. Output voltage ramps up following the soft-start slew rate.

Over-Current Protection (OCP) and Hiccup

The MPM3610 has a cycle-by-cycle overcurrent limiting control. When the inductor current-peak value exceeds the internal peak current-limit threshold, the HS-FET turns off and the LS-FET turns on, remaining on until the inductor current falls below the internal valley current-limit threshold. The valley current-limit circuit is employed to decrease the operation frequency (after the peak current-limit threshold is triggered). Meanwhile, the output voltage drops until V_{FB} is below the under-voltage (UV) threshold (50% below the reference, typically). Once UV is triggered, the MPM3610 enters hiccup mode to re-start the part periodically. This protection mode is useful when the output is dead-shorted to ground and greatly reduces the average short-circuit current to alleviate thermal issues and protect the converter. The MPM3610 exits hiccup mode once the overcurrent condition is removed.

Thermal Shutdown (TSD)

To prevent thermal damage, MPM3610 stops switching when the die temperature exceeds 150°C. As soon as the temperature drops below its lower threshold (130°C, typically), the power supply resumes operation.

Floating Driver and Bootstrap Charging

An internal bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. The UVLOís rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, M1, C4, L1, and C2 (see Figure 5). If $(V_{BST}-V_{SW})$

exceeds 5V, U1 regulates M1 to maintain a 5V voltage across C4.

Figure 5. Internal Bootstrap Charging Circuit

Start-Up and Shutdown

If both V_{IN} and V_{EN} exceed their respective thresholds, the chip starts up. The reference block starts first, generating stable reference voltage, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events shut down the chip: V_{IN} low, V_{EN} low, and thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

Additional RC Snubber Circuit

An additional RC snubber circuit can be chosen to clamp the voltage spike and damp the ringing voltage for better EMI performance.

The power dissipation of the RC snubber circuit is estimated by the formula below:

$$
P_{\text{Loss}} = f_{\text{S}} \times C_{\text{S}} \times {V_{\text{IN}}}^2
$$

Where f_s is the switching frequency, C_s is the snubber capacitor, and V_{IN} is the input voltage.

For improved efficiency, the value of C_S should not be set too high. Generally, a $5.6Ω$ R_s and a 330pF C_s are recommended to generate the RC snubber circuit (see Figure 6).

Figure 6. Additional RC Snubber Circuit

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage (see "Typical Application" on page 1). Choose R1 (refer to Table 1); R2 is then given by:

$$
R2 = \frac{R1}{\frac{V_{\text{out}}}{0.798V} - 1}
$$

Figure 7. Feedback Network

See Table 1 and Figure 7 for the feedback network and a list of recommended feedback network parameters for common output voltages.

			Small Solution Size(C _{IN} =10µF, $C_{OUT} = 22 \mu F / 0805 / 16 V$					Low V_{OUT} Ripple(C_{IN} =10µF, $C_{OUT} = 2X22\mu F/0805/16V$				
V_{IN} (V)	V_{OUT} (V)	R_{AAM} $(k\Omega)$	R ₁ $(k\Omega)$	R ₂ $(k\Omega)$	V_{OUT} PFM Ripple $(MV)^{(9)}$	V_{OUT} PWM Ripple $(mV)^{(10)}$	Load Transient $(mV)^{(11)}$	R ₁ $(k\Omega)$	R ₂ $(k\Omega)$	V_{OUT} PFM Ripple $(mV)^{(9)}$	V_{OUT} PWM Ripple $(mV)^{(10)}$	Load Transient $(mV)^{(11)}$
10	5	60.4	100	19.1	39.4	13.2	91	34	6.49	17.8	6.2	57
	3.3	48.7	75	24	27.8	8.4	59	40.2	12.7	12.8	4.8	41
	2.5	41.2	102	47.5	43.4	8.2	63	62	29.4	21.4	4	45
	1.8	31.6	102	82	37	7.2	53	75	59	21.6	3.6	42
	1.5	27.4	120	137	40.2	6	54	75	84.5	18.2	3.2	41
	$1.2^{(12)}$	22.6	191	383	38.6	5.4	70	82	162	19.8	2.8	37
	$1^{(12)}$	18.7	191	750	36.6	4.8	68	120	470	19.2	2.6	46
8	5	73.2	100	19.1	39.6	9.2	88	34	6.49	21.4	5	58
	3.3	62	75	24	37.4	7.6	58	40.2	12.7	26.4	3.8	42
	2.5	51	102	47.5	40.6	$\overline{7}$	64	62	29.4	21.6	3.4	46
	1.8	38.3	102	82	36.6	6.4	56	75	59	21.4	3	45
	1.5	34	120	137	33.8	5.4	57	75	84.5	20.6	2.8	41
	$1.2^{(12)}$	29.4	158	316	33.4	5	67	82	162	18.2	2.6	40
	$1^{(12)}$	23.7	158	620	30.6	4.6	63	100	402	17.4	2.2	44
5	3.3	82.5	75	24	27.8	6	57	40.2	12.7	13.6	3.4	41
	2.5	69.8	102	47.5	36.6	5.8	62	62	29.4	20	3.2	46
	1.8	52.3	102	82	32.6	5.2	57	75	59	18.8	2.8	47
	1.5	45.3	120	137	28.6	5	61	75	84.5	17	2.4	44
	$1.2^{(12)}$	41.2	120	237	30.6	4.6	60	82	162	18.6	2.2	44
	$1^{(12)}$	36.5	120	470	27	4.4	56	82	324	17	$\overline{2}$	40

Table 1. Recommended Parameters For Common Output Voltages*(continued)*

Notes:

9) V_{OUT} PFM ripple is tested when Io=0A, for those specs noted (12), the ripple is tested when Io=1mA.

10) V_{OUT} PWM ripple is tested when I_0 =1.2A.

11) Load transient from 0.6A to 1.2A, slew rate =0.8A/µs.

12) In these specs, BST operation current will charge the output voltage higher than the setting value when there is completely no load, due to a large divider resistor value. A 10µA load current can pull the output voltage to a normal regulation level.

Normally, it is recommended to set output voltage from 0.8V to 5.5V. However, it can be set larger than 5.5V. In this case, the output-voltage ripple is larger due to a larger inductor-ripple current. An additional output capacitor is needed to reduce the output-ripple voltage.

If output voltage is high, heat dissipation becomes more important. Please refer to the ìPCB Layout Guidelinesî section on page 19 to achieve better thermal performance.

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to supply the AC current while maintaining the DC input voltage. Use low ESR capacitors for improved performance. Use ceramic capacitors with X5R or X7R dielectrics for optimum results because of their low ESR and small temperature coefficients. For most applications, use a 10µF capacitor.

Since C1 absorbs the input-switching current, it requires an adequate ripple-current rating. The RMS current in the input capacitor is estimated by:

$$
I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}
$$

The worst case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$
I_{C1} = \frac{I_{LOAD}}{2}
$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1μF) placed as close to the IC as possible. When using ceramic capacitors, make sure they have enough capacitance to provide sufficient charge in order to prevent excessive voltage ripple at input. The inputvoltage ripple caused by capacitance can be estimated as:

$$
\Delta V_{IN} = \frac{I_{LOAD}}{f_s \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)
$$

Setting the AAM Voltage

The AAM voltage is used to set the transition point from AAM to CCM. AAM voltage should be chosen to provide the best combination of efficiency, stability, ripple, and transient.

If the AAM voltage is set lower than the recommended value, then stability and ripple improve, however, efficiency during AAM mode and transient degrades. Likewise, if the AAM voltage is set higher than the recommended value, then the efficiency during AAM and transient improves, with stability and ripple degrading. Therefore calculate the optimal balance point of AAM voltage for good efficiency, stability, ripple, and transient.

Adjust the AAM threshold by connecting a resistor from AAM to ground (see Figure 8). An internal 6.2µA current source charges the external resistor.

Figure 8. AAM Network

Generally, R4 is then given by:

 V_{AAM} =R4 x 6.2µA

Refer to Figure 9 when setting the AAM resistor.

Figure 9. Recommended AAM Resistor Selection

Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the outputvoltage ripple low. The output-voltage ripple is estimated as:

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_s \times L_1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_s \times C2}\right)
$$

Where L_1 is the inductor value, R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor, and $L_1=1\mu H$.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency; the capacitance causes the majority of the output-voltage ripple. For simplification, the output-voltage ripple can be estimated as:

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_s^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)
$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated as:

MPM3610 Rev. 1.01 **18**
17/2015 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_s \times L_1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}
$$

The characteristics of the output capacitor affect the stability of the regulation system. The MPM3610 internal compensation is optimized for a wide range of capacitance and ESR values.

PCB Layout Guidelines (13)

Efficient PCB layout is critical to achieve stable operation, particularly for input capacitor placement. For best results, refer to Figure 10 and follow the guidelines below:

- 1. Use large ground plane to connect directly to PGND. If the bottom layer is ground plane, add vias near PGND.
- 2. The high-current paths (PGND, IN, and OUT) should have short, direct, and wide traces. Place the ceramic input capacitor close to IN and PGND. Keep the input capacitor and IN connection as short and wide as possible.
- 3. Place the external feedback resistors next to FB.
- 4. Keep the feedback network away from the switching node.

Notes:

13) The recommended layout is based on the "Typical" Application Circuits" on pages 21-23.

Top Layer

Bottom Layer

 Figure 10. Recommended PCB Layout

Design Example

Table 2 below is a design example following the application guidelines for the specifications:

Table 2. Design Example

	-
או י	12V
V _{ουτ}	3.3V
lo	1.2A

The detailed application schematic is shown in Figure 12. The typical performance and circuit waveforms have been shown in the "Typical Performance Characteristics" section. For more device applications, please refer to the related evaluation board datasheets.

TYPICAL APPLICATION CIRCUITS (14)(15)

TYPICAL APPLICATION CIRCUITS *(continued)*

TYPICAL APPLICATION CIRCUITS *(Continued)*

 $Figure 17. V_{OUT} = 1V, I_{OUT} = 1.2A$

Notes:

- 14) In 12V_{IN} to 1V_{OUT} application conditions, the HS-FET's on-time is close to the minimum on-time; although the SW may have a little jitter, the output-voltage ripple is smaller than 15mV in PWM mode.
- 15) In 12V_{IN} to 1.5/1.2/1 V_{OUT} application conditions, the BST operation current will charge the output voltage higher than the setting value when there is completely no load, due to a large divider resistor value. A 10µA load current can pull the output voltage to a normal regulation level.

PACKAGE INFORMATION

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) SHADED AREA IS THE KEEP-OUT ZONE. ANY PCB METAL TRACE AND VIA ARE NOT ALLOWED TO CONNECT TO THIS AREA ELECTRICALLY OR MECHANICALLY. 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-220.

5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.