

Data Sheet **[AD824](http://www.analog.com/AD824?doc=AD824.pdf)** 

### <span id="page-0-0"></span>**FEATURES**

**Single supply operation: 3 V to 30 V Very low input bias current: 2 pA Wide input voltage range Rail-to-rail output swing Low supply current per amplifier: 500 µA Wide bandwidth: 2 MHz Slew rate: 2 V/µs No phase reversal**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Photo diode preamplifier Battery powered instrumentation Power supply control and protection Medical instrumentation Remote sensors Low voltage strain gage amplifiers DAC output amplifier**

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [AD824](http://www.analog.com/AD824?doc=AD824.pdf) is a quad, FET input, single supply amplifier, featuring rail-to-rail outputs. The combination of FET inputs and rail-to-rail outputs makes th[e AD824](http://www.analog.com/AD824?doc=AD824.pdf) useful in a wide variety of low voltage applications where low input current is a primary consideration.

The [AD824](http://www.analog.com/AD824?doc=AD824.pdf) is guaranteed to operate from a 3 V single supply up to ±15 V dual supplies. [AD824AR-3V](http://www.analog.com/AD824?doc=AD824.pdf) parametric performance at 3 V is fully guaranteed.

Fabricated on Analog Devices, Inc., complementary bipolar process, th[e AD824](http://www.analog.com/AD824?doc=AD824.pdf) has a unique input stage that allows the input voltage to safely extend beyond the negative supply and to the positive supply without any phase inversion or latch-up. The output voltage swings to within 15 mV of the supplies. Capacitive loads to 350 pF can be handled without oscillation.

# Single Supply, Rail-to-Rail Low Power, FET-Input Op Amp

### **PIN CONFIGURATION**

<span id="page-0-2"></span>

The FET input combined with laser trimming provides an input that has extremely low bias currents with guaranteed offsets below 1 mV. This enables high accuracy designs even with high source impedances. Precision is combined with low noise, making the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) ideal for use in battery powered medical equipment.

Applications for the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) include portable medical equipment, photo diode preamplifiers, and high impedance transducer amplifiers.

The ability of the output to swing rail-to-rail enables designers to build multistage filters in single supply systems and maintain high signal-to-noise ratios.

The [AD824](http://www.analog.com/AD824?doc=AD824.pdf) is specified over the extended industrial (−40°C to +85°C) temperature range and is available in narrow 14-lead SOIC package.

#### **Rev. E [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD824.pdf&product=AD824&rev=E)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

# TABLE OF CONTENTS



# <span id="page-1-0"></span>**REVISION HISTORY**



## **5/14—Rev. C to Rev. D**



#### **2/03—Rev. B to Rev. C**



#### **1/02—Rev. A to Rev. B**





# <span id="page-2-0"></span>**SPECIFICATIONS ELECTRICAL SPECIFICATIONS**

<span id="page-2-1"></span>At  $V_s = 5.0$  V,  $V_{CM} = 0$  V,  $V_{OUT} = 0.2$  V,  $T_A = 25$ °C; unless otherwise noted.



At  $V_s = \pm 15.0$  V,  $V_{\text{OUT}} = 0$  V,  $T_A = 25^{\circ}\text{C}$ ; unless otherwise noted.

### **Table 2.**



At  $V_s$  = 3.0 V,  $V_{\text{CM}}$  = 0 V,  $V_{\text{OUT}}$  = 0.2 V,  $T_A$  = 25°C; unless otherwise noted.

#### **Table 3.**



# <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 4.**



<sup>1</sup> Absolute maximum ratings apply to packaged parts unless otherwise noted.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## <span id="page-5-1"></span>**THERMAL RESISTANCE**

#### **Table 5. Thermal Resistance**



<sup>1</sup>  $\theta_{JA}$  is specified for the worst case conditions, that is,  $\theta_{JA}$  is specified for device soldered in circuit board for SOIC package.

#### <span id="page-5-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



Figure 2. Simplified Schematic of 1/[4 AD824](http://www.analog.com/AD824?doc=AD824.pdf)

# <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS





Figure 3. Open-Loop Gain/Phase and Small Signal Response,  $V_s = \pm 15$  V, No Load



Figure 4. Open-Loop Gain/Phase and Small Signal Response,  $V_S = \pm 15$  V,  $C_L = 100 pF$ 







00875-006

Figure 5. Open-Loop Gain/Phase and Small Signal Response,  $V_S = 5 V$ , No Load





<span id="page-6-1"></span>

00875-004

 $8$ 

<span id="page-7-0"></span>00875-011



<span id="page-7-1"></span>











Figure 25. Output Impedance vs. Frequency, Gain =  $+1$ 



Figure 26. Small Signal Response, Unity Gain Follower, 10 kΩ||100 pF Load



Figure 27. Large Signal Response





Figure 29. Output Saturation Voltage

# <span id="page-11-0"></span>THEORY OF OPERATION

# <span id="page-11-1"></span>**INPUT CHARACTERISTICS**

In th[e AD824,](http://www.analog.com/AD824?doc=AD824.pdf) n-channel JFETs are used to provide a low offset, low noise, high impedance input stage. Minimum input common-mode voltage extends from 0.2 V below −Vs to 1 V less than  $+V_s$ . Driving the input voltage closer to the positive rail causes a loss of amplifier bandwidth.

The [AD824](http://www.analog.com/AD824?doc=AD824.pdf) does not exhibit phase reversal for input voltages up to and including  $+V_s$ [. Figure 30a](#page-11-3) shows the response of an [AD824](http://www.analog.com/AD824?doc=AD824.pdf) voltage follower to a 0 V to 5 V  $(+V<sub>s</sub>)$  square wave input. The input and output are superimposed. The output tracks the input up to  $+V<sub>S</sub>$  without phase reversal. The reduced bandwidth above a 4 V input causes the rounding of the output waveform. For input voltages greater than  $+V_s$ , a resistor in series with the noninverting input prevents phase reversal at the expense of greater input voltage noise. This is illustrated in [Figure 30b](#page-11-3).



<span id="page-11-3"></span>

Because the input stage uses n-channel JFETs, input current during normal operation is positive; the current flows out from the input terminals. If the input voltage is driven more positive than  $+V_s - 0.4$  V, the input current reverses direction as internal device junctions become forward biased. This is illustrated in [Figure 10.](#page-7-0) 

Use a current-limiting resistor in series with the input of the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) if there is a possibility of the input voltage exceeding the positive supply by more than 300 mV or if an input voltage will be applied to the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) when  $\pm V_s = 0$  V. The amplifier will be damaged if left in that condition for more than 10 seconds. A 1 kΩ resistor allows the amplifier to withstand up to 10 V of continuous overvoltage and increases the input voltage noise by a negligible amount.

Input voltages less than  $-V<sub>S</sub>$  are a completely different story. The amplifier can safely withstand input voltages 20 V below the  $-V<sub>S</sub>$  as long as the total voltage from the +V<sub>S</sub> to the input terminal is less than 36 V. In addition, the input stage typically maintains picoamp level input currents across that input voltage range.

# <span id="page-11-2"></span>**OUTPUT CHARACTERISTICS**

The unique bipolar rail-to-rail output stage of the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) swings within 15 mV of the positive and negative supply voltages. The approximate output saturation resistance of the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) is 100  $\Omega$  for both sourcing and sinking. This can be used to estimate output saturation voltage when driving heavier current loads. For instance, the saturation voltage is 0.5 V from either supply with a 5 mA current load.

For load resistances over 20 k $\Omega$ , the input error voltage of the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) is virtually unchanged until the output voltage is driven to 180 mV of either supply.

If the output of th[e AD824](http://www.analog.com/AD824?doc=AD824.pdf) is overdriven to saturate either of the output devices, the amplifier will recover within 2 μs of its input returning to the amplifier's linear operating region.

Direct capacitive loads will interact with the amplifier's effective output impedance to form an additional pole in the amplifier's feedback loop, which can cause excessive peaking on the pulse response or loss of stability. Worst case is when the amplifier is used as a unity gain follower. [Figure 6 a](#page-6-1)nd [Figure 8](#page-7-1) show the pulse response of th[e AD824](http://www.analog.com/AD824?doc=AD824.pdf) as a unity gain follower driving 220 pF. Configurations with less loop gain, and as a result less loop bandwidth, will be much less sensitive to capacitance load effects. Noise gain is the inverse of the feedback attenuation factor provided by the feedback network in use.

[Figure 31](#page-11-4) shows a method for extending capacitance load drive capability for a unity gain follower. With these component values, the circuit drives 5,000 pF with a 10% overshoot.



<span id="page-11-4"></span>Figure 31. Extending Unity Gain Follower Capacitive Load Capability Beyond 350 pF

# <span id="page-12-1"></span><span id="page-12-0"></span>APPLICATIONS INFORMATION **SINGLE SUPPLY VOLTAGE-TO-FREQUENCY CONVERTER**

The circuit shown i[n Figure 32](#page-12-3) uses the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) to drive a low power timer, which produces a stable pulse of width,  $t_1$ . The positive going output pulse is integrated by R1 and C1 and used as one input to th[e AD824,](http://www.analog.com/AD824?doc=AD824.pdf) which is connected as a differential integrator. The other input (nonloading) is the unknown voltage,  $V_{IN}$ . Th[e AD824](http://www.analog.com/AD824?doc=AD824.pdf) output drives the timer trigger input, closing the overall feedback loop.



<span id="page-12-3"></span>Typical [AD824](http://www.analog.com/AD824?doc=AD824.pdf) bias currents of 2 pA allow MΩ range source impedances with negligible dc errors. Linearity errors of 0.01% full scale can be achieved with this circuit. This performance is obtained with a 5 V single supply, which delivers less than 3 mA to the entire circuit.

### <span id="page-12-2"></span>**SINGLE SUPPLY PROGRAMMABLE GAIN INSTRUMENTATION AMPLIFIER**

The [AD824](http://www.analog.com/AD824?doc=AD824.pdf) can be configured as a single supply instrumentation amplifier that is able to operate from single supplies down to 5 V or dual supplies up to  $\pm$ 15 V[. AD824](http://www.analog.com/AD824?doc=AD824.pdf) FET inputs bias currents of 2 pA minimize offset errors caused by high unbalanced source impedances.

An array of precision thin-film resistors sets the in amp gain to be either 10 or 100. These resistors are laser-trimmed to ratio match to 0.01% and have a maximum differential TC of 5 ppm/°C.

#### **Table 6[. AD824](http://www.analog.com/AD824?doc=AD824.pdf) In Amp Performance**





Figure 33. Pulse Response of In Amp to a 500 mV p-p Input Signal;  $V_5 = 5 V$ , 0 V; Gain = 10





## <span id="page-13-0"></span>**3 V, SINGLE SUPPLY STEREO HEADPHONE DRIVER**

The [AD824](http://www.analog.com/AD824?doc=AD824.pdf) exhibits good current drive and THD + N performance, even at 3 V single supplies. At 1 kHz, total harmonic distortion plus noise (THD + N) equals −62 dB (0.079%) for a 300 mV p-p output signal. This is comparable to other single supply op amps that consume more power and cannot run on 3 V power supplies.

I[n Figure 35,](#page-13-2) each channel's input signal is coupled via a  $1 \mu$ F Mylar capacitor. Resistor dividers set the dc voltage at the noninverting inputs so that the output voltage is midway between the power supplies (1.5 V). The gain is 1.5. Each half of the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) can then be used to drive a headphone channel. A 5 Hz high-pass filter is realized by the 500 µF capacitors and the headphones, which can be modeled as 32  $\Omega$  load resistors to ground. This ensures that all signals in the audio frequency range (20 Hz to 20 kHz) are delivered to the headphones.



<span id="page-13-2"></span>Figure 35. 3 Volt Single Supply Stereo Headphone Driver

## <span id="page-13-1"></span>**LOW DROPOUT BIPOLAR BRIDGE DRIVER**

The [AD824 c](http://www.analog.com/AD824?doc=AD824.pdf)an be used for driving a 350  $\Omega$  Wheatstone bridge. [Figure 36](#page-13-3) shows one half of th[e AD824](http://www.analog.com/AD824?doc=AD824.pdf) being used to buffer the [AD589—](http://www.analog.com/AD589?doc=AD824.pdf)a 1.235 V low power reference. The output of 4.5 V can be used to drive an ADC front end. The other half of the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) is configured as a unity-gain inverter and generates the other bridge input of –4.5 V. Resistors R1 and R2 provide a constant current for bridge excitation. The [AD620](http://www.analog.com/AD620?doc=AD824.pdf) low power instrumentation amplifier is used to condition the differential output voltage of the bridge. The gain of the [AD620](http://www.analog.com/AD620?doc=AD824.pdf) is programmed using an external resistor  $R_G$  and determined by:





<span id="page-13-3"></span>Figure 36. Low Dropout Bipolar Bridge Driver

## <span id="page-14-0"></span>**A 3.3 V/5 V PRECISION SAMPLE-AND-HOLD AMPLIFIER**

In battery-powered applications, low supply voltage operational amplifiers are required for low power consumption. Also, low supply voltage applications limit the signal range in precision analog circuitry. Circuits like the sample-and-hold circuit shown in [Figure 37](#page-14-1) illustrate techniques for designing precision analog circuitry in low supply voltage applications. To maintain high signal-to-noise ratios (SNRs) in a low supply voltage application requires the use of rail-to-rail, input/output operational amplifiers. This design highlights the ability of the [AD824](http://www.analog.com/AD824?doc=AD824.pdf) to operate rail-to-rail from a single 3 V/5 V supply, with the advantages of high input impedance. Th[e AD824,](http://www.analog.com/AD824?doc=AD824.pdf) a quad JFET-input op amp, is well suited to sample-and-hold circuits due to its low input bias currents (3 pA, typical) and high input impedances (3 × 10<sup>13</sup> Ω, typical). The [AD824](http://www.analog.com/AD824?doc=AD824.pdf) also exhibits very low supply currents so the total supply current in this circuit is less than 2.5 mA.



Figure 37. 3.3 V/5.5 V Precision Sample-and-Hold Circuit

<span id="page-14-1"></span>In many single supply applications, the use of a false ground generator is required. In this circuit, R1 and R2 divide the supply voltage symmetrically, creating the false ground voltage at one-half the supply. Amplifier A1 then buffers this voltage creating a low impedance output drive. The sample-and-hold circuit is configured in an inverting topology centered around this false ground level.

A design consideration in sample-and-hold circuits is voltage droop at the output caused by op amp bias and switch leakage currents. By choosing an JFET op amp and a low leakage CMOS switch, this design minimizes droop rate error to better than  $0.1 \mu V/\mu s$  in this circuit. Higher values of CH will yield a lower droop rate. For best performance, CH and C2 should be polystyrene, polypropylene or Teflon capacitors.

These types of capacitors exhibit low leakage and low dielectric absorption. Additionally, 1% metal film resistors were used throughout the design.

In the sample mode, SW1 and SW4 are closed, and the output is  $V<sub>OUT</sub> = -V<sub>IN</sub>$ . The purpose of SW4, which operates in parallel with SW1, is to reduce the pedestal, or hold step, error by injecting the same amount of charge into the noninverting input of A3 that SW1 injects into the inverting input of A3. This creates a common-mode voltage across the inputs of A3 and is then rejected by the CMR of A3; otherwise, the charge injection from SW1 creates a differential voltage step error that appears at  $V<sub>OUT</sub>$ . The pedestal error for this circuit is less than 2 mV over the entire 0 V to 3.3 V/5 V signal range. Another method of reducing pedestal error is to reduce the pulse amplitude applied to the control pins. To control th[e ADG513,](http://www.analog.com/ADG513?doc=AD824.pdf) only 2.4 V are required for the on state and 0.8 V for the off state. If possible, use an input control signal whose amplitude ranges from 0.8 V to 2.4 V instead of a full range 0 V to 3.3 V/5 V for minimum pedestal error.

Other circuit features include an acquisition time of less than 3 µs to 1%; reducing CH and C2 will speed up the acquisition time further, but an increased pedestal error will result. Settling time is less than 300 ns to 1%, and the sample-mode signal BW is 80 kHz.

The [ADG513](http://www.analog.com/ADG513?doc=AD824.pdf) was chosen for its ability to work with 3 V/5 V supplies and for having normally open and normally closed precision CMOS switches on a dielectrically isolated process. SW2 is not required in this circuit; however, it was used in parallel with SW3 to provide a lower R<sub>ON</sub> analog switch.

00875-037

# <span id="page-15-0"></span>OUTLINE DIMENSIONS



**CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. COMPLIANT TO JEDEC STANDARDS MS-012-AB**

Figure 38. 14-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-14)

Dimensions shown in millimeters and (inches)

#### <span id="page-15-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00875-0-4/15(E)** 



www.analog.com

**060606-A**