

# **PCA9698**

40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT Rev. 3 — 3 August 2010 Product data sheet

## 1. General description

The PCA9698 provides 40-bit parallel input/output (I/O) port expansion for I<sup>2</sup>C-bus applications organized in 5 banks of 8 I/Os. At 5 V supply voltage, the outputs are capable of sourcing 10 mA and sinking 25 mA with a total package load of 1 A to allow direct driving of 40 LEDs. Any of the 40 I/O ports can be configured as an input or output.

The PCA9698 is the first GPIO device in a new Fast-mode Plus (Fm+) family. Fm+ devices offer higher frequency (up to 1 MHz) and longer, more densely populated bus operation (up to 4000 pF).

The device is fully configurable: output ports can be programmed to be totem-pole or open-drain and logic states can change at either the Acknowledge (bank change) or the Stop Command (global change), each input port can be masked to prevent it from generating interrupts when its state changes, I/O data logic state can be inverted when read by the system master.

An open-drain interrupt output pin (INT) allows monitoring of the input pins and is asserted each time a change occurs in one or several input ports (unless masked).

The Output Enable pin  $(\overline{OE})$  3-states any I/O selected as output and can be used as an input signal to blink or dim LEDs (PWM with frequency > 80 Hz and change duty cycle).

A 'GPIO All Call' command allows to program multiple Advanced GPIOs at the same time even if they have different I<sup>2</sup>C-bus addresses. This allows optimal code programming when more than one device needs to be programmed with the same instruction or if all outputs need to be turned on or off at the same time (for example, LED test).

The Device ID, hard coded in the PCA9698, allows the system master to read manufacturer, part type and revision information.

The SMBus Alert feature allows the SMBALERT pins of multiple devices with this feature to be connected together to form a wired-AND signal and to be used in conjunction with the SMBus Alert Response Address.

The internal Power-On Reset (POR) or hardware reset pin (RESET) initializes the 40 I/Os as inputs. Three address select pins configure one of 64 slave addresses.

The PCA9698 is available in 56-pin TSSOP and HVQFN packages and is specified over the -40 °C to +85 °C industrial temperature range.

#### 2. Features and benefits

- 1 MHz Fast-mode Plus I<sup>2</sup>C-bus serial interface
- Compliant with I<sup>2</sup>C-bus Fast-mode (400 kHz) and Standard-mode (100 kHz)



## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 40 configurable I/O pins that default to inputs at power-up
- Outputs:
  - ◆ Programmable totem-pole (10 mA source, 25 mA sink) or open-drain (25 mA sink) with controlled edge rate output structure. Default to totem-pole on power-up.
  - ◆ Active LOW Output Enable (OE) input pin 3-states all outputs. Polarity can be programmed to active HIGH through the I<sup>2</sup>C-bus. Defaults to OE on power-up.
  - Output state change programmable on the Acknowledge or the STOP Command to update outputs byte-by-byte or all at the same time respectively. Defaults to Acknowledge on power-up.
- Inputs:
  - ◆ Open-drain active LOW Interrupt (INT) output pin allows monitoring of logic level change of pins programmed as inputs
  - Programmable Interrupt Mask Control for input pins that do not require an interrupt when their states change
  - ◆ Polarity Inverter register allows inversion of the polarity of the I/O pins when read
- Active LOW SMBus Alert (SMBALERT) output pin allows to initiate SMBus 'Alert Response Address' sequence. Own slave address sent when sequence initiated.
- Active LOW Reset (RESET) input pin resets device to power-up default state
- GPIO All Call address allows programming of more than one device at the same time with the same parameters
- 64 programmable slave addresses using 3 address pins
- Readable Device ID (manufacturer, device type and revision)
- Designed for live insertion in PICMG applications
  - Minimize line disturbance (I<sub>OFF</sub> and power-up 3-state)
  - ◆ Signal transient rejection (50 ns noise filter and robust I<sup>2</sup>C-bus state machine)
- Low standby current
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: TSSOP56, and HVQFN56

## 3. Applications

- Servers
- RAID systems
- Industrial control
- Medical equipment
- PLCs
- Cell phones
- Gaming machines
- Instrumentation and test measurement

**PCA9698 NXP Semiconductors** 

## 40-bit Fm+ I2C-bus advanced I/O port with RESET, OE and INT


## **Ordering information**

**Ordering information** Table 1.


 $T_{amb} = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}$ 

Type number	Topside mark	Package					
		Name	Description	Version			
PCA9698DGG	PCA9698DGG	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1			
PCA9698BS	PCA9698BS	HVQFN56	plastic thermal enhanced very thin quad flat package; no leads; 56 terminals; body $8 \times 8 \times 0.85$ mm	SOT684-1			

#### **Block diagram** 5.




## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT




## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 6. Pinning information

#### 6.1 Pinning



## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT



## 6.2 Pin description

Table 2. Pin description

Symbol	Pin		Туре	Description	
	TSSOP56	HVQFN56			
SDA	1	50	input/output	serial data line	
SCL	2	51	input	serial clock line	
IO0_0 to IO0_7	3, 4, 5, 7, 8, 9, 10, 12	52, 53, 54, 56, 1, 2, 3, 5	input/output	input/output bank 0	
IO1_0 to IO1_7	13, 14, 15, 16, 17, 19, 20, 21		input/output	input/output bank 1	
IO2_0 to IO2_7	22, 24, 25, 26, 31, 32, 33, 35		input/output	input/output bank 2	
IO3_0 to IO3_7	36, 37, 38, 40, 41, 42, 43, 44	29, 30, 31, 33, 34, 35, 36, 37	input/output	input/output bank 3	
IO4_0 to IO4_7	45, 47, 48, 49, 50, 52, 53, 54		input/output	input/output bank 4	
V <sub>SS</sub>	6, 11, 23, 34, 39, 51	4, 16, 27, 32, 44, 55 <sup>[1]</sup>	power supply	supply ground	
$V_{DD}$	18, 46	11, 39	power supply	supply voltage	
AD0	27	20	input	address input 0	
AD1	28	21	input	address input 1	

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

 Table 2.
 Pin description ...continued

Symbol	Pin		Туре	Description	
	TSSOP56	HVQFN56			
AD2	29	22	input	address input 2	
OE	30	23	input	active LOW output enable	
INT/SMBALERT	55	48	output	active LOW interrupt output/ active LOW SMBus alert output	
RESET	56	49	input	active LOW reset input	


<sup>[1]</sup> HVQFN56 package die supply ground is connected to both V<sub>SS</sub> pins and exposed center pad. V<sub>SS</sub> pins must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the printed-circuit board in the thermal pad region.

## 7. Functional description

Refer to Figure 1 "Block diagram of PCA9698".

#### 7.1 Device address

Following a START condition the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA9698 is shown in <u>Figure 5</u>. Slave address pins AD2, AD1 and AD0 choose 1 of 64 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD2, AD1 and AD0. Address values depending on AD2, AD1 and AD0 can be found in <u>Table 12 "PCA9698 address map"</u>.




The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected while a logic 0 selects a write operation.

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 7.2 Alert response, GPIO All Call and Device ID addresses


Three other different addresses can be sent to the PCA9698.

- Alert Response address: allows to perform an 'SMBus Alert' operation as defined in the SMBus specification. This address is always used to perform a Read operation. See Section 7.11 "SMBus Alert output (SMBALERT)" for more information.
- GPIO All Call address: allows to program several Advanced GPIO devices at the same time. This address is always used to perform a Write operation. See <a href="Section 7.6">Section 7.6</a> "GPIO All Call" for more information.
- Device ID address: allows to read ID information from the device (manufacturer, part identification, revision). See <u>Section 7.5 "Device ID - PCA9698 ID field"</u> for more information.



## 7.3 Command register

Following the successful acknowledgement of the slave address +  $R/\overline{W}$  bit, the bus master will send a byte to the PCA9698, which will be stored in the Command register.



The lowest 6 bits are used as a pointer to determine which register will be accessed.

Registers are divided into 2 categories: 5-bank register category, and 1-bank register category.

Only a command register code with the 7 least significant bits equal to the 28 allowable values as defined in <u>Table 3 "Register summary"</u> will be acknowledged. Reserved or undefined command codes will not be acknowledged. At power-up, this register defaults to 80h, with the AI bit set to '1', and the lowest 7 bits set to '0'.

During a write operation, the PCA9698 will acknowledge a byte sent to the OP, PI, IOC, MSK, OUTCONF, ALLBNK, and MODE registers, but will not acknowledge a byte sent to the IPx registers since these are read-only registers.

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

#### 7.3.1 5-bank register category

- IP Input registers
- OP Output registers
- PI Polarity Inversion registers
- IOC I/O Configuration registers
- MSK Mask interrupt registers

If the Auto-Increment flag is set (AI = 1), the 3 least significant bits are automatically incremented after a read or write. This allows the user to program and/or read the 5 register banks sequentially.

If more than 5 bytes of data are written and AI = 1, previous data in the selected registers will be overwritten or reread. Reserved registers are skipped and not accessed (refer to Table 3).

If the Auto-Increment flag is cleared (AI = 0), the 3 least significant bits are not incremented after data is read or written, only one register will be repeatedly read or written.

#### 7.3.2 1-bank register category

- OUTCONF Output Structure Configuration register
- ALLBNK All Bank Control register
- MODE Mode Selection register

If more than 1 byte of data is written or read, previous data in the same register is overwritten independently of the value of AI.

### 7.4 Register definitions

Table 3. Register summary

Reg#	D5	D4	D3	D2	D1	D0	Name	Type	Function		
Input Port registers											
00h	0	0	0	0	0	0	IP0	read only	Input Port register bank 0		
01h	0	0	0	0	0	1	IP1	read only	Input Port register bank 1		
02h	0	0	0	0	1	0	IP2	read only	Input Port register bank 2		
03h	0	0	0	0	1	1	IP3	read only	Input Port register bank 3		
04h	0	0	0	1	0	0	IP4	read only	Input Port register bank 4		
05h	0	0	0	1	0	1	-	-	reserved for future use		
06h	0	0	0	1	1	0	-	-	reserved for future use		
07h	0	0	0	1	1	1	-	-	reserved for future use		

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

 Table 3.
 Register summary ...continued

Reg #	D5	D4	D3	D2	D1	D0	Name	Туре	Function
Output P	ort re	gisters							
08h	0	0	1	0	0	0	OP0	read/write	Output Port register bank 0
09h	0	0	1	0	0	1	OP1	read/write	Output Port register bank 1
0Ah	0	0	1	0	1	0	OP2	read/write	Output Port register bank 2
0Bh	0	0	1	0	1	1	OP3	read/write	Output Port register bank 3
0Ch	0	0	1	1	0	0	OP4	read/write	Output Port register bank 4
0Dh	0	0	1	1	0	1	-	-	reserved for future use
0Eh	0	0	1	1	1	0	-	-	reserved for future use
0Fh	0	0	1	1	1	1	-	-	reserved for future use
Polarity	Inversi	ion reg	isters						
10h	0	1	0	0	0	0	PI0	read/write	Polarity Inversion register bank 0
11h	0	1	0	0	0	1	PI1	read/write	Polarity Inversion register bank 1
12h	0	1	0	0	1	0	PI2	read/write	Polarity Inversion register bank 2
13h	0	1	0	0	1	1	PI3	read/write	Polarity Inversion register bank 3
14h	0	1	0	1	0	0	PI4	read/write	Polarity Inversion register bank 4
15h	0	1	0	1	0	1	-	-	reserved for future use
16h	0	1	0	1	1	0	-	-	reserved for future use
17h	0	1	0	1	1	1	-	-	reserved for future use
I/O Confi	igurati	on regi	isters						
18h	0	1	1	0	0	0	IOC0	read/write	I/O Configuration register bank 0
19h	0	1	1	0	0	1	IOC1	read/write	I/O Configuration register bank 1
1Ah	0	1	1	0	1	0	IOC2	read/write	I/O Configuration register bank 2
1Bh	0	1	1	0	1	1	IOC3	read/write	I/O Configuration register bank 3
1Ch	0	1	1	1	0	0	IOC4	read/write	I/O Configuration register bank 4
1Dh	0	1	1	1	0	1	-	-	reserved for future use
1Eh	0	1	1	1	1	0	-	-	reserved for future use
1Fh	0	1	1	1	1	1	-	-	reserved for future use
Mask Int	errupt	registe	ers						
20h	1	0	0	0	0	0	MSK0	read/write	Mask interrupt register bank 0
21h	1	0	0	0	0	1	MSK1	read/write	Mask interrupt register bank 1
22h	1	0	0	0	1	0	MSK2	read/write	Mask interrupt register bank 2
23h	1	0	0	0	1	1	MSK3	read/write	Mask interrupt register bank 3
24h	1	0	0	1	0	0	MSK4	read/write	Mask interrupt register bank 4
25h	1	0	0	1	0	1	-	-	reserved for future use
26h	1	0	0	1	1	0	-	-	reserved for future use
27h	1	0	0	1	1	1	-	-	reserved for future use
Miscella	neous								
28h	1	0	1	0	0	0	OUTCONF	read/write	output structure configuration
	1	0	1	0	0	1	ALLBNK	read/write	control all banks
29h	ı	U		U	•	•	, ,,	road, wite	control all banks

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

### 7.4.1 IP0 to IP4 - Input Port registers

These registers are read-only. They reflect the incoming logic levels of the port pins regardless of whether the pin is defined as an input or an output by the I/O Configuration register. If the corresponding Px[y] bit in the PI registers is set to 0, or the inverted incoming logic levels if the corresponding Px[y] bit in the PI register is set to 1. Writes to these registers have no effect.

Table 4. IP0 to IP4 - Input Port registers (address 00h to 04h) bit description

Legend: \* default value 'X' determined by the externally applied logic level.

Address	Register	Bit	Symbol	Access	Value	Description
00h	IP0	7 to 0	10[7:0]	R	XXXX XXXX*	Input Port register bank 0
01h	IP1	7 to 0	I1[7:0]	R	XXXX XXXX*	Input Port register bank 1
02h	IP2	7 to 0	12[7:0]	R	XXXX XXXX*	Input Port register bank 2
03h	IP3	7 to 0	13[7:0]	R	XXXX XXXX*	Input Port register bank 3
04h	IP4	7 to 0	14[7:0]	R	XXXX XXXX*	Input Port register bank 4

The Polarity Inversion register can invert the logic states of the port pins. The polarity of the corresponding bit is inverted when Px[y] bit in the PI register is set to 1. The polarity of the corresponding bit is not inverted when Px[y] bits in the PI register is set to 0.

#### 7.4.2 OP0 to OP4 - Output Port registers

These registers reflect the outgoing logic levels of the pins defined as outputs by the I/O Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the values that are in the flip-flops controlling the output selection, **not** the actual pin values.

Ox[y] = 0:  $IOx_y = 0$  if  $IOx_y$  defined as output (Cx[y] in IOC register = 0).

Ox[y] = 1: IOx y = 1 if IOx y defined as output (Cx[y]) in IOC register = 0).

Where 'x' refers to the bank number (0 to 4); 'y' refers to the bit number (0 to 7).

Table 5. OP0 to OP4 - Output Port registers (address 08h to 0Ch) bit description

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
08h	OP0	7 to 0	O0[7:0]	R/W	0000 0000*	Output Port register bank 0
09h	OP1	7 to 0	O1[7:0]	R/W	0000 0000*	Output Port register bank 1
0Ah	OP2	7 to 0	O2[7:0]	R/W	0000 0000*	Output Port register bank 2
0Bh	OP3	7 to 0	O3[7:0]	R/W	0000 0000*	Output Port register bank 3
0Ch	OP4	7 to 0	O4[7:0]	R/W	0000 0000*	Output Port register bank 4

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

### 7.4.3 PI0 to PI4 - Polarity Inversion registers

These registers allow inversion of the polarity of the corresponding Input Port register.

Px[y] = 0: The corresponding Input Port register data polarity is retained.

Px[y] = 1: The corresponding Input Port register data polarity is inverted.

Where 'x' refers to the bank number (0 to 4); 'y' refers to the bit number (0 to 7).

Table 6. Pl0 to Pl4 - Polarity Inversion registers (address 10h to 14h) bit description

Legend:	* default	value.
---------	-----------	--------

Address	Register	Bit	Symbol	Access	Value	Description
10h	PI0	7 to 0	P0[7:0]	R/W	0000 0000*	Polarity Inversion register bank 0
11h	PI1	7 to 0	P1[7:0]	R/W	0000 0000*	Polarity Inversion register bank 1
12h	PI2	7 to 0	P2[7:0]	R/W	0000 0000*	Polarity Inversion register bank 2
13h	PI3	7 to 0	P3[7:0]	R/W	0000 0000*	Polarity Inversion register bank 3
14h	PI4	7 to 0	P4[7:0]	R/W	0000 0000*	Polarity Inversion register bank 4

### 7.4.4 IOC0 to IOC4 - I/O Configuration registers

These registers configure the direction of the I/O pins.

Cx[y] = 0: The corresponding port pin is an output.

Cx[y] = 1: The corresponding port pin is an input.

Where 'x' refers to the bank number (0 to 4); 'y' refers to the bit number (0 to 7).

Table 7. IOC0 to IOC4 - I/O Configuration registers (address 18h to 1Ch) bit description

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
18h	IOC0	7 to 0	C0[7:0]	R/W	1111 1111*	I/O Configuration register bank 0
19h	IOC1	7 to 0	C1[7:0]	R/W	1111 1111*	I/O Configuration register bank 1
1Ah	IOC2	7 to 0	C2[7:0]	R/W	1111 1111*	I/O Configuration register bank 2
1Bh	IOC3	7 to 0	C3[7:0]	R/W	1111 1111*	I/O Configuration register bank 3
1Ch	IOC4	7 to 0	C4[7:0]	R/W	1111 1111*	I/O Configuration register bank 4

### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

#### 7.4.5 MSK0 to MSK4 - Mask interrupt registers

These registers mask the interrupt due to a change in the I/O pins configured as inputs. 'x' refers to the bank number (0 to 4); 'y' refers to the bit number (0 to 7).

Mx[y] = 0: A level change at the I/O will generate an interrupt if IOx\_y defined as input (Cx[y] in IOC register = 1).

Mx[y] = 1: A level change in the input port will not generate an interrupt if  $IOx_y$  defined as input (Cx[y] in IOC register = 1).

Table 8. MSK0 to MSK4 - Mask interrupt registers (address 20h to 24h) bit description

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
20h	MSK0	7 to 0	M0[7:0]	R/W	1111 1111*	Mask Interrupt register bank 0
21h	MSK1	7 to 0	M1[7:0]	R/W	1111 1111*	Mask Interrupt register bank 1
22h	MSK2	7 to 0	M2[7:0]	R/W	1111 1111*	Mask Interrupt register bank 2
23h	MSK3	7 to 0	M3[7:0]	R/W	1111 1111*	Mask Interrupt register bank 3
24h	MSK4	7 to 0	M4[7:0]	R/W	1111 1111*	Mask Interrupt register bank 4

### 7.4.6 OUTCONF - output structure configuration register

Table 9. OUTCONF - output structure configuration register (address 28h) description

Bit	7	6	5	4	3	2	1	0
Symbol	OUT4	OUT3	OUT2	OUT1	OUT067	OUT045	OUT023	OUT001
Default	1	1	1	1	1	1	1	1

This register controls the configuration of the output ports as open-drain or totem-pole.

The 4 least significant bits control the output architecture for bank 0, 2 bits at a time.

OUT001 controls the output structure for IO0\_0 and IO0\_1

OUT023 controls the output structure for IO0\_2 and IO0\_3

OUT045 controls the output structure for IO0\_4 and IO0\_5

OUT067 controls the output structure for IO0 6 and IO0 7

The 4 most significant bits control the output architectures for bank 1 to bank 4, each bit controlling one bank.

OUT1 controls the output structure for bank 1 (IO1\_0 to IO1\_7)

OUT2 controls the output structure for bank 2 (IO2 0 to IO2 7)

OUT3 controls the output structure for bank 3 (IO3\_0 to IO3\_7)

OUT4 controls the output structure for bank 4 (IO4\_0 to IO4\_7)

OUTx = 0: The I/Os are configured with an open-drain structure.

OUTx = 1: The I/Os are configured with a totem-pole structure.

#### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

#### 7.4.7 ALLBNK - All Bank control register

Table 10. ALLBNK - All Bank control register (address 29h) description

Bit	7	6	5	4	3	2	1	0
Symbol	BSEL	Х	Х	B4	В3	B2	B1	В0
Default	1	0	0	0	0	0	0	0

This register allows all the I/Os configured as outputs to be programmed with the same logic value. This programming is applied to all the banks or a selection of banks.

When this register is programmed, values in the Output Port registers are not changed and do not reflect the states of I/Os configured as outputs anymore.

- B0 to B4 controls the logic level to be applied to Bank 0 to Bank 4, respectively.
  - Bx = 0: All the I/Os configured as outputs in the corresponding Bank x are programmed with 0s.
  - Bx = 1: All the I/Os configured as outputs in the corresponding Bank x are programmed with 1s.
- Bit 5 and bit 6 are not used and can be programmed to either '1' or '0'.
- BSEL is a filter bit that allows programming of some banks only, and not the others.
  - BSEL = 0:

When Bx = 0, all the I/Os configured as output in the corresponding Bank x are programmed with 0s.

When Bx = 1, all the I/Os configured as output in the corresponding Bank x are programmed with their actual value from the corresponding output register.

- BSEL = 1:

When Bx = 0, all the I/Os configured as output in the corresponding Bank x are programmed with their actual value from the corresponding output register.

When Bx = 1, all the I/Os configured as output in the corresponding Bank x are programmed with 1s.

#### **7.4.7.1 Examples**

• If ALLBNK = 0XX0 0000:

All I/Os configured as outputs in Bank 0 to Bank 4 will be programmed with 0s, overwriting values programmed in the five Output Port registers.

If ALLBNK = 1XX1 1111:

All I/Os configured as outputs in Bank 0 to Bank 4 will be programmed with 1s, overwriting values programmed in the five Output Port registers.

• If ALLBNK = 0XX0 0110:

All I/Os configured as outputs in Banks 0, 3, and 4 only will be programmed with 0s, overwriting values programmed in the Output Port registers 0, 3, and 4, while I/Os configured as outputs in Bank 1 and Bank 2 are programmed with values in Output Port registers 1 and 2.

### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

• If ALLBNK = 1XX0 1100:

All I/Os configured as outputs in Bank 2 and 3 will be programmed with 1s, overwriting values programmed in the Output Port registers 2 and 3, while I/Os configured as outputs in Bank 0, 1, and 4 are programmed with values in Output Port registers 0, 1, and 4.

#### 7.4.8 MODE - PCA9698 mode selection register

Table 11. MODE - mode selection register (address 2Ah) description

Bit	7	6	5	4	3	2	1	0
Symbol	Х	Х	Х	SMBA	IOAC	X	OCH	OEPOL
Default	0	0	0	0	0	0	1	0

This register allows programming of the PCA9698 modes.

- OEPOL bit controls the polarity of  $\overline{\text{OE}}$  pin.
  - OEPOL = 0:  $\overline{OE}$  pin is active LOW.
  - OEPOL = 1: OE pin is active HIGH (equivalent to OE pin).
- OCH bit selects the I<sup>2</sup>C-bus event where the state of the I/Os configured as outputs change.
  - OCH = 0: outputs change on STOP command.
  - OCH = 1: outputs change on ACK.
- IOAC bit controls the ability of the device to respond to a 'GPIO All Call' command (see <u>Section 7.6 "GPIO All Call"</u> for more information), allowing programming of more than one device at the same time.
  - IOAC = 0: The device cannot respond to a 'GPIO All Call' command.
  - IOAC = 1: The device can respond to a 'GPIO All Call' command.

**Remark:** The 'GPIO ALL CALL' command defined for the PCA9698 is different from the I<sup>2</sup>C-bus protocol 'General Call' command.

- SMBA bit controls the capability of the PCA9698 to respond to a SMBAlert command.
  - SMBA = 0: PCA9698 does not respond to an Alert Response Address.
  - SMBA = 1: PCA9698 responds to an Alert Response Address. Bits 5, 6 and 7 are reserved and must be programmed with 0s.
- Unused bits (bits 2, 5, 6 and 7) must be programmed with 0s for proper device operation.

### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

#### 7.5 Device ID - PCA9698 ID field

The Device ID field is a 3 byte read-only (24 bits) word giving the following information:

- 12 bits with the manufacturer name, unique per manufacturer (e.g., NXP)
- 9 bits with the part identification, assigned by manufacturer (e.g., PCA9698)
- 3 bits with the die revision, assigned by manufacturer (e.g., RevX)

The Device ID is read-only, hard-wired in the device and can be accessed as follows:

- 1. START command
- 2. The master sends the Reserved Device ID  $I^2C$ -bus address followed by the  $R/\overline{W}$  bit set to '0' (write): '1111 1000'.
- 3. The master sends the I<sup>2</sup>C-bus slave address of the slave device it needs to identify. The LSB is a 'Don't care' value. Only one device must acknowledge this byte (the one that has the I<sup>2</sup>C-bus slave address).
- 4. The master sends a Re-START command.


**Remark:** A STOP command followed by a START command will reset the slave state machine and the Device ID Read cannot be performed. Also, a STOP command or a Re-START command followed by an access to another slave device will reset the slave state machine and the Device ID Read cannot be performed.

- 5. The master sends the Reserved Device ID I<sup>2</sup>C-bus address followed by the R/W bit set to '1' (read): '1111 1001'.
- 6. The Device ID Read can be done, starting with the 12 manufacturer bits (first byte + 4 MSBs of the second byte), followed by the 9 part identification bits (4 LSBs of the second byte + 5 MSBs of the third byte), and then the 3 die revision bits (3 LSBs of the third byte).
- 7. The master ends the reading sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.

**Remark:** The reading of the Device ID can be stopped anytime by sending a NACK command.

If the master continues to ACK the bytes after the third byte, the PCA9698 rolls back to the first byte and keeps sending the Device ID sequence until a NACK has been detected.

For the PCA9698, the Device ID is as shown in Figure 10.



### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

#### 7.6 GPIO All Call

A 'GPIO All Call' command allows the programming of multiple advanced GPIOs with different I<sup>2</sup>C-bus addresses at the same time. This allows to optimize code programming when the master needs to send the same instruction to several devices. To respond to such a command and sequence, the PCA9698 needs to have its IOAC bit (register 2Ah, bit 3) set to 1. Devices that have this bit set to 0 do not participate in any 'GPIO All Call' sequence.

The 'GPIO All Call' command can be performed only for a write operation and cannot be used in conjunction with a read operation.

- Master initiates a command sequence with the START command, the 'GPIO All Call' command associated with a Write command: Start – 1101 110 + Write
- · All the devices that are programmed to respond to this command will acknowledge
- The master then sends the data and all the devices that are programmed to respond acknowledge the byte(s)
- The master ends the sequence by sending a STOP or Repeated START command.

If the master initiates a 'GPIO All Call' sequence with a Read command, none of the slave devices acknowledge.

### 7.7 Output state change on ACK or STOP

State change of the I/Os programmed as outputs can be done either:

- during the ACK phase every time an Output Port register is modified. The output state is then updated one-by-one (at a bank level): OCH bit = 1 (register 2Ah, bit 1)
- at a STOP command allowing all the outputs to change at the exact same moment: OCH bit = 0 (register 2Ah, bit 1).

Change of the outputs at the STOP command allows synchronizing of all the programmed banks in a single device, and also allows synchronizing outputs of more than one PCA9698.

**Example 1:** Only one PCA9698 is used on the I<sup>2</sup>C-bus and all the outputs need to change at the same time.

- OCH bit (Mode Selection Register, bit 1) must be equal to '0'.
- The master accesses the device and programs the Output Port register(s) that has (have) to be changed (up to 5 ports).
- When done, the master must generate a STOP command.
- At the STOP command, the PCA9698 will update the Output Port register(s) that has (have) been programmed and change the output states all at the same time.

**Example 2:** More than one PCA9698 is used on the I<sup>2</sup>C-bus and all the outputs need to change at the same time.

- OCH bit (Mode Selection Register, bit 1) must be equal to '0' in all the devices.
- The master device must access the devices one-by-one.
- Access to each device must be separated by a Re-START command.

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

- When all the devices have been accessed, the master must generate a STOP command.
- At the STOP command, all the PCA9698s that have been accessed will update their Output Port registers that have been programmed and change the output states all at the same time.

**Remark:** After programming a PCA9698, its state machine will be in a 'wait-for-STOP-condition' until a STOP condition is received to update the Output Port registers. Since this state machine will be in a 'wait-state', the part will not respond to its own address until this state machine gets out to the idle condition, which means that the device can be programmed only once and is not addressable again until a STOP condition has been received.

**Remark:** The PCA9698 has one level of buffers to store 5 bytes of data, and the actual Output Port registers will get updated on the STOP condition. If the master sends more than 5 bytes of data (with AI = 1), the data in the buffer will get overwritten.

#### 7.8 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9698 in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9698 registers and  $I^2C$ -bus/SMBus state machine will initialize to their default states. Thereafter,  $V_{DD}$  must be lowered below 0.2 V to reset the device.

## 7.9 RESET input

A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin LOW for a minimum of  $t_{\text{w(rst)}}$ . The PCA9698 registers and I<sup>2</sup>C-bus state machine will be held in their default state until the RESET input is once again HIGH.

## 7.10 Interrupt output (INT)

The open-drain active LOW interrupt is activated when one of the port pins changes state and the port pin is configured as an input and the interrupt on it is not masked. The interrupt is deactivated when the port pin input returns to its previous state or the Input Port register is read.

It is highly recommended to program the MSK register, and the IOC registers during the initialization sequence after power-up, since any change to them during Normal mode operation may cause undesirable interrupt events to happen.

**Remark:** Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

Only a Read of the Input Port register that contains the bit(s) image of the input(s) that generated the interrupt clears the interrupt condition.

If more than one input register changed state before a read of the Input Port register is initiated, the interrupt is cleared when all the input registers containing all the inputs that changed are read.

Example: If IO0\_5, IO2\_3, and IO3\_7 change state at the same time, the interrupt is cleared only when INREG0, INREG2, and INREG3 are read.

### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 7.11 SMBus Alert output (SMBALERT)

The interrupt output pin (INT) can also be used as an Alert line (SMBALERT).

The SMBALERT pins of multiple devices with this feature can be connected together to form a wired-AND signal and can be used in conjunction with the SMBus Alert Response Address. 'SMBus Alert' message is 2 bytes long and allows the master to determine which device generated the Alert (SMBALERT going LOW).

When SMBA bit = 1 (register 2Ah, bit 4), the PCA9698 supports the SMBus Alert function and its  $\overline{INT/SMBALERT}$  pin may be connected as an SMBus Alert signal.

When a master device senses that an 'SMBus Alert' condition is present on the ALERT line (SMBALERT pin of the PCA9698 and/or other devices going LOW):

- It accesses the slave device(s) through the Alert Response Address (ARA) associated with a Read Command: Start 0001 100 + R/W = 1.
- If the PCA9698 is the device that generated the 'SMBus Alert' condition (and its SMBA bit = 1), it will acknowledge the SMBus Alert command and respond by transmitting its slave address on the SDA line. The 8<sup>th</sup> bit (LSB) of the slave address byte will be a zero.
- The device will acknowledge an ARA command only if the SMBALERT signal has been previously asserted (SMBALERT = LOW).
- If more than one device pulls its SMBALERT pin LOW, the highest priority (lowest I<sup>2</sup>C-bus address) device will win communication rights via standard I<sup>2</sup>C-bus arbitration during the slave address transfer.
- If the PCA9698 wins the arbitration, its SMBALERT pin will become inactive (will go HIGH) at the completion of the slave address transmission (9<sup>th</sup> clock pulse, NACK phase).
- If the PCA9698 loses the arbitration, its SMBALERT pin will remain active (will stay LOW).
- The master ends the sequence by sending a NACK and then STOP command.
- If the SMBALERT is still LOW after transfer is complete, it means that more than one device made the request. Another full transaction is then required.

**Remark:** If the master initiates an 'SMBus Alert' sequence with a Write Command, none of the slave devices acknowledge. The  $\overline{\text{SMBALERT}}$  is open-drain and requires a pull-up resistor to  $V_{DD}$ .

**Remark:** If the master sends an ACK after reading the I<sup>2</sup>C-bus slave address, the slave device keeps sending '1's until a NACK is received.

### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 7.12 Output enable input (OE)

The configurable active LOW or active HIGH output enable pin allows to enable or disable all the I/Os at the same time.

- When a LOW level is applied to the OE pin, with OEPOL = 0 (register 2Ah, bit 4) or a
  HIGH level is applied to the OE pin, with OEPOL = 1 (register 2Ah, bit 0), all the I/Os
  configured as outputs are enabled and the logic value programmed in their respective
  OP registers is applied to the pins.
- When a HIGH level is applied to the OE pin, with OEPOL = 0 (register 2Ah, bit 0) or a LOW level is applied to the OE pin, with OEPOL = 1 (register 2Ah, bit 0), all the I/Os configured as outputs are 3-stated.

For applications requiring LED blinking with brightness control, this pin <u>can</u> be used to control the brightness by applying a high frequency PWM signal on the <u>OE</u> pin. LEDs can be <u>blinked</u> using the Output Port registers and can be dimmed using the PWM signal on the <u>OE</u> pin thus controlling the brightness by adjusting the duty cycle.

Default is OEPOL = 0, so if the  $\overline{OE}$  pin is held HIGH, the outputs are disabled. The  $\overline{OE}$  pin needs to be pulled LOW or OEPOL changed to '1' to enable the outputs.

It is recommended to define the required polarity of the  $\overline{OE}$  input by programing the value of OEPOL before programming the configuration registers (IOC register).

#### 7.13 Live insertion

The PCA9698 is fully specified for live-insertion applications using  $I_{OFF}$ , power-up 3-states, robust state machine, and 50 ns noise filter. The  $I_{OFF}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-states circuitry places the outputs in the high-impedance state during power-up and power-down, which prevents driver conflict and bus contention.

The robust state machine does not respond until it sees a valid START condition and the 50 ns noise filter will filter out any insertion glitches. The PCA9698 will not cause corruption of active data on the bus nor will the device be damaged or cause damage to devices already on the bus when similar featured devices are being used.

### 7.14 Standby

The PCA9698 goes into standby when the  $I^2C$ -bus is idle. Standby supply current is lower than 1.0  $\mu A$  (typical).

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 7.15 Address map

Table 12. PCA9698 address map

AD2	AD1	AD0	<b>A6</b>	<b>A</b> 5	Α4	А3	A2	<b>A</b> 1	Α0	Address
$V_{SS}$	SCL	$V_{SS}$	0	0	1	0	0	0	0	20h
$V_{SS}$	SCL	$V_{DD}$	0	0	1	0	0	0	1	22h
$V_{SS}$	SDA	$V_{SS}$	0	0	1	0	0	1	0	24h
$V_{SS}$	SDA	$V_{DD}$	0	0	1	0	0	1	1	26h
$V_{DD}$	SCL	$V_{SS}$	0	0	1	0	1	0	0	28h
$V_{DD}$	SCL	$V_{DD}$	0	0	1	0	1	0	1	2Ah
$V_{DD}$	SDA	$V_{SS}$	0	0	1	0	1	1	0	2Ch
$V_{DD}$	SDA	$V_{DD}$	0	0	1	0	1	1	1	2Eh
$V_{SS}$	SCL	SCL	0	0	1	1	0	0	0	30h
$V_{SS}$	SCL	SDA	0	0	1	1	0	0	1	32h
$V_{SS}$	SDA	SCL	0	0	1	1	0	1	0	34h
$V_{SS}$	SDA	SDA	0	0	1	1	0	1	1	36h
$V_{DD}$	SCL	SCL	0	0	1	1	1	0	0	38h
$V_{DD}$	SCL	SDA	0	0	1	1	1	0	1	3Ah
$V_{DD}$	SDA	SCL	0	0	1	1	1	1	0	3Ch
$V_{DD}$	SDA	SDA	0	0	1	1	1	1	1	3Eh
$V_{SS}$	$V_{SS}$	$V_{SS}$	0	1	0	0	0	0	0	40h
$V_{SS}$	$V_{SS}$	$V_{DD}$	0	1	0	0	0	0	1	42h
$V_{SS}$	$V_{DD}$	$V_{SS}$	0	1	0	0	0	1	0	44h
$V_{SS}$	$V_{DD}$	$V_{DD}$	0	1	0	0	0	1	1	46h
$V_{DD}$	$V_{SS}$	$V_{SS}$	0	1	0	0	1	0	0	48h
$V_{DD}$	$V_{SS}$	$V_{DD}$	0	1	0	0	1	0	1	4Ah
$V_{DD}$	$V_{DD}$	$V_{SS}$	0	1	0	0	1	1	0	4Ch
$V_{DD}$	$V_{DD}$	$V_{DD}$	0	1	0	0	1	1	1	4Eh
$V_{SS}$	$V_{SS}$	SCL	0	1	0	1	0	0	0	50h
$V_{SS}$	$V_{SS}$	SDA	0	1	0	1	0	0	1	52h
$V_{SS}$	$V_{DD}$	SCL	0	1	0	1	0	1	0	54h
$V_{SS}$	$V_{DD}$	SDA	0	1	0	1	0	1	1	56h
$V_{DD}$	$V_{SS}$	SCL	0	1	0	1	1	0	0	58h
$V_{DD}$	$V_{SS}$	SDA	0	1	0	1	1	0	1	5Ah
$V_{DD}$	$V_{DD}$	SCL	0	1	0	1	1	1	0	5Ch
$V_{DD}$	$V_{DD}$	SDA	0	1	0	1	1	1	1	5Eh

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

Table 12. PCA9698 address map ...continued

SCL         SCL         V <sub>SS</sub> 1         0         1         0         0         0         0         A0h           SCL         SCL         V <sub>DD</sub> 1         0         1         0         0         0         1         A2h           SCL         SDA         V <sub>SS</sub> 1         0         1         0         0         1         0         A4h           SCL         SDA         V <sub>DD</sub> 1         0         1         0         0         1         1         A6h           SDA         SCL         V <sub>SS</sub> 1         0         1         0         1         0         1         A6h           SDA         SCL         V <sub>DD</sub> 1         0         1         0         1         0         1         AAh           SDA         SDA         V <sub>DD</sub> 1         0         1         0         1         1         0         ACh           SDA         SDA         1         0         1         1         0         0         B9h           SCL         SDA         1         0         1         1         0         1         1 <th>AD2</th> <th>AD1</th> <th>AD0</th> <th><b>A6</b></th> <th><b>A</b>5</th> <th><b>A</b>4</th> <th>А3</th> <th>A2</th> <th><b>A</b>1</th> <th>Α0</th> <th>Address</th>	AD2	AD1	AD0	<b>A6</b>	<b>A</b> 5	<b>A</b> 4	А3	A2	<b>A</b> 1	Α0	Address
SCL         SDA         VSS         1         0         1         0         0         1         0         A4h           SCL         SDA         VDD         1         0         1         0         0         1         1         A6h           SDA         SCL         VSS         1         0         1         0         1         0         1         AAh           SDA         SCL         VDD         1         0         1         0         1         0         1         AAh           SDA         SDA         VSS         1         0         1         0         1         1         0         AAh           SDA         SDA         VDD         1         0         1         0         1         1         0         AAh           SDA         SDA         VDD         1         0         1         1         0         ACh         ABh           SCL         SDA         1         0         1         1         0         0         1         BBh           SCL         SDA         1         0         1         1         1         0         0 <t< td=""><td>SCL</td><td>SCL</td><td><math>V_{SS}</math></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>A0h</td></t<>	SCL	SCL	$V_{SS}$	1	0	1	0	0	0	0	A0h
SCL         SDA         VDD         1         0         1         0         0         1         1         A6h           SDA         SCL         VSS         1         0         1         0         1         0         0         A8h           SDA         SCL         VDD         1         0         1         0         1         AAh           SDA         SDA         VDD         1         0         1         0         1         1         0         AAh           SDA         SDA         VDD         1         0         1         1         1         0         AAh           SCL         SDA         1         0         1         1         0         AAh         AAh           SCL         SCL         SCL         1         0         1         1         0         0         BOh         BAh           SCL         SDA         1         0         1         1         0         1         1         BAh	SCL	SCL	$V_{DD}$	1	0	1	0	0	0	1	A2h
SDA         SCL         VSS         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         1         0         ACh           SDA         SDA         VDD         1         0         1         0         1         1         0         0         0         BOh           SCL         SCL         SCL         1         0         1         1         0         0         1         B2h           SCL         SDA         SCL         1         0         1         1         0         0         1         B2h           SCL         SDA         SDA         1         0         1         1         1         0         0         0         B8h           SDA         SDA         SDA         1         0         1         1         1	SCL	SDA	$V_{SS}$	1	0	1	0	0	1	0	A4h
SDA         SCL         VDD         1         0         1         0         1         0         1         AAh           SDA         SDA         VSS         1         0         1         0         1         0         1         0         ACh           SDA         SDA         VDD         1         0         1         0         1         1         0         ACh           SCL         SCL         SCL         1         0         1         0         0         0         BOh           SCL         SCL         SDA         1         0         1         1         0         0         1         B2h           SCL         SDA         SCL         1         0         1         1         0         0         1         BBh           SCL         SDA         SDA         1         0         1         1         1         0         0         BBh           SDA         SCL         SCL         1         0         1         1         1         1         0         1         BBh           SDA         SDA         1         0         1         1 <t< td=""><td>SCL</td><td>SDA</td><td><math>V_{DD}</math></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>A6h</td></t<>	SCL	SDA	$V_{DD}$	1	0	1	0	0	1	1	A6h
SDA         SDA         Vss         1         0         1         0         1         1         0         ACh           SDA         SDA         VDD         1         0         1         0         1         1         1         AEh           SCL         SCL         SCL         1         0         1         1         0         0         0         BOh           SCL         SCL         SCL         1         0         1         1         0         0         1         B2h           SCL         SDA         1         0         1         1         0         0         1         B2h           SCL         SDA         SDA         1         0         1         1         0         0         0         B8h           SDA         SCL         SCL         1         0         1         1         1         0         0         0         0         0         B8h           SDA         SCL         SDA         1         0         1         1         1         1         0         0         1         BAh           SDA         SDA         1	SDA	SCL	$V_{SS}$	1	0	1	0	1	0	0	A8h
SDA         SDA         VDD         1         0         1         0         1         1         1         AEh           SCL         SCL         SCL         1         0         1         1         0         0         0         B0h           SCL         SCL         SDA         1         0         1         1         0         0         1         B2h           SCL         SDA         SDA         1         0         1         1         0         1         0         B4h           SCL         SDA         SDA         1         0         1         1         0         1         1         0         0         B4h           SDA         SDA         SDA         1         0         1         1         1         0         0         0         0         0         B8h           SDA         SDA         1         0         1         1         1         1         0         1         BAh           SDA         SDA         SDA         1         0         1         1         1         1         0         0         0         0         0         0	SDA	SCL	$V_{DD}$	1	0	1	0	1	0	1	AAh
SCL         SCL         SCL         1         0         1         1         0         0         0         B0h           SCL         SCL         SDA         1         0         1         1         0         0         1         B2h           SCL         SDA         SCL         1         0         1         1         0         1         0         B4h           SCL         SDA         SDA         1         0         1         1         0         1         1         0         1         1         0         1         1         0         0         B8h           SDA         SCL         SCL         1         0         1         1         1         0	SDA	SDA	$V_{SS}$	1	0	1	0	1	1	0	ACh
SCL         SDA         1         0         1         1         0         0         1         B2h           SCL         SDA         SCL         1         0         1         1         0         1         0         B4h           SCL         SDA         SDA         1         0         1         1         0         1         1         B6h           SDA         SCL         SCL         1         0         1         1         1         0         0         0         B8h           SDA         SCL         SDA         1         0         1         1         1         0         1         BAh           SDA         SDA         SDA         1         0         1         1         1         0         BBCh           SDA         SDA         SDA         1         0         1         1         1         1         0         BBCh           SCL         Vss         Vss         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td>SDA</td> <td>SDA</td> <td><math>V_{DD}</math></td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>AEh</td>	SDA	SDA	$V_{DD}$	1	0	1	0	1	1	1	AEh
SCL         SDA         SCL         1         0         1         1         0         1         0         B4h           SCL         SDA         SDA         1         0         1         1         0         1         1         B6h           SDA         SCL         SCL         1         0         1         1         1         0         0         B8h           SDA         SCL         SDA         1         0         1         1         1         0         1         BAh           SDA         SDA         SDA         1         0         1         1         1         0         BCh           SDA         SDA         SDA         1         0         1	SCL	SCL	SCL	1	0	1	1	0	0	0	B0h
SCL         SDA         SDA         1         0         1         1         0         1         1         B6h           SDA         SCL         SCL         1         0         1         1         1         0         0         B8h           SDA         SCL         SDA         1         0         1         1         1         0         1         BAh           SDA         SDA         SDA         1         0         1         1         1         0         BCh           SDA         SDA         SDA         1         0         1	SCL	SCL	SDA	1	0	1	1	0	0	1	B2h
SDA         SCL         SCL         1         0         1         1         1         0         0         B8h           SDA         SCL         SDA         1         0         1         1         1         0         1         BAh           SDA         SDA         SCL         1         0         1         1         1         1         0         BCh           SDA         SDA         1         0         1	SCL	SDA	SCL	1	0	1	1	0	1	0	B4h
SDA         SCL         SDA         1         0         1         1         1         0         1         BAh           SDA         SDA         SCL         1         0         1         1         1         0         BCh           SDA         SDA         SDA         1         0         1	SCL	SDA	SDA	1	0	1	1	0	1	1	B6h
SDA         SDA         SCL         1         0         1         1         1         1         0         BCh           SDA         SDA         SDA         1         0         1         1         1         1         1         BEh           SCL         V <sub>SS</sub> V <sub>SS</sub> 1         1         0<	SDA	SCL	SCL	1	0	1	1	1	0	0	B8h
SDA         SDA         SDA         1         0         1         1         1         1         1         1         BEh           SCL         V <sub>SS</sub> V <sub>SS</sub> 1         1         0	SDA	SCL	SDA	1	0	1	1	1	0	1	BAh
SCL         V <sub>SS</sub> V <sub>SS</sub> 1         1         0         0         0         0         COh           SCL         V <sub>SS</sub> V <sub>DD</sub> 1         1         0         0         0         0         1         C2h           SCL         V <sub>DD</sub> V <sub>SS</sub> 1         1         0         0         0         1         0         C4h           SCL         V <sub>DD</sub> V <sub>DD</sub> 1         1         0         0         0         1         1         C6h           SDA         V <sub>SS</sub> V <sub>SS</sub> 1         1         0         0         1         0         0         C8h           SDA         V <sub>SS</sub> V <sub>DD</sub> 1         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         1         1         0         0         0         1         1         0         0         1         1         0         0         0         1	SDA	SDA	SCL	1	0	1	1	1	1	0	BCh
SCL       Vss       Vdd       1       1       0       0       0       0       1       C2h         SCL       Vdd       Vdd       1       1       0       0       0       1       0       C4h         SCL       Vdd       Vdd       1       1       0       0       0       1       1       C6h         SDA       Vss       Vss       1       1       0       0       1       0       0       C8h         SDA       Vss       Vss       1       1       0       0       1       0       0       C8h         SDA       Vss       1       1       0       0       1       0       1       CAh         SDA       Vss       1       1       0       0       1       1       0       CCh         SDA       Vss       SCL       1       1       1       0       0       1       1       1       0       0       1       1       0       0       1       0       E2h         SCL       Vss       SDA       1       1       1       0       0       1       1       1	SDA	SDA	SDA	1	0	1	1	1	1	1	BEh
SCL       VDD       VSS       1       1       0       0       0       1       0       C4h         SCL       VDD       VDD       1       1       0       0       0       1       1       C6h         SDA       VSS       VSS       1       1       0       0       1       0       0       C8h         SDA       VSS       VDD       1       1       0       0       1       0       1       CAh         SDA       VDD       VSS       1       1       0       0       1       1       0       CCh         SDA       VDD       VDD       1       1       0       0       1       1       1       0       0       0       1       E0h         SCL       VSS       SCL       1       1       1       0       0       1       1       E4h         SCL       VDD       SCL       1       1       1       0       1       0       E6h         SDA       VSS       SCL       1       1       1       0       1       1       0       EAh         SDA       VDD	SCL	$V_{SS}$	$V_{SS}$	1	1	0	0	0	0	0	C0h
SCL       VDD       VDD       1       1       0       0       0       1       1       C6h         SDA       VSS       VSS       1       1       0       0       1       0       0       C8h         SDA       VSS       VDD       1       1       0       0       1       0       1       0       0       1       0       0       1       0       0       0       0       1       0	SCL	$V_{SS}$	$V_{DD}$	1	1	0	0	0	0	1	C2h
SDA       V <sub>SS</sub> V <sub>SS</sub> 1       1       0       0       1       0       0       C8h         SDA       V <sub>SS</sub> V <sub>DD</sub> 1       1       0       0       1       0       1       CAh         SDA       V <sub>DD</sub> V <sub>SS</sub> 1       1       0       0       1       1       0       CCh         SDA       V <sub>DD</sub> 1       1       0       0       1       1       1       CEh         SCL       V <sub>SS</sub> SCL       1       1       1       0       0       0       1       E0h         SCL       V <sub>SS</sub> SDA       1       1       1       0       0       1       1       E4h         SCL       V <sub>DD</sub> SDA       1       1       1       0       1       0       E6h         SDA       V <sub>SS</sub> SDA       1       1       1       0       1       1       0       EAh         SDA       V <sub>DD</sub> SCL       1       1       1       0       1       1       1       0       EAh	SCL	$V_{DD}$	$V_{SS}$	1	1	0	0	0	1	0	C4h
SDA       V <sub>SS</sub> V <sub>DD</sub> 1       1       0       0       1       0       1       CAh         SDA       V <sub>DD</sub> V <sub>SS</sub> 1       1       0       0       1       1       0       CCh         SDA       V <sub>DD</sub> V <sub>DD</sub> 1       1       0       0       1       1       1       CEh         SCL       V <sub>SS</sub> SCL       1       1       1       0       0       0       1       E0h         SCL       V <sub>SS</sub> SDA       1       1       1       0       0       1       0       E2h         SCL       V <sub>DD</sub> SCL       1       1       1       0       0       1       1       E4h         SCL       V <sub>DD</sub> SDA       1       1       1       0       1       0       0       E6h         SDA       V <sub>SS</sub> SDA       1       1       1       0       1       1       0       EAh         SDA       V <sub>DD</sub> SCL       1       1       1       0       1       1       1       0       EAh	SCL	$V_{DD}$	$V_{DD}$	1	1	0	0	0	1	1	C6h
SDA       VDD       VSS       1       1       0       0       1       1       0       CCh         SDA       VDD       VDD       1       1       0       0       1       1       1       CEh         SCL       VSS       SCL       1       1       1       0       0       0       1       E0h         SCL       VSS       SDA       1       1       1       0       0       1       0       E2h         SCL       VDD       SCL       1       1       1       0       0       1       1       E4h         SCL       VDD       SDA       1       1       1       0       1       0       0       E6h         SDA       VSS       SCL       1       1       1       0       1       1       0       EAh         SDA       VDD       SCL       1       1       1       0       1	SDA	$V_{SS}$	$V_{SS}$	1	1	0	0	1	0	0	C8h
SDA       VDD       VDD       1       1       0       0       1       1       1       CEh         SCL       VSS       SCL       1       1       1       0       0       0       1       E0h         SCL       VSS       SDA       1       1       1       0       0       1       0       E2h         SCL       VDD       SCL       1       1       1       0       0       1       1       E4h         SCL       VDD       SDA       1       1       1       0       1       0       0       E6h         SDA       VSS       SCL       1       1       1       0       1       1       0       EAh         SDA       VDD       SCL       1       1       1       0       1	SDA	$V_{SS}$	$V_{DD}$	1	1	0	0	1	0	1	CAh
SCL       V <sub>SS</sub> SCL       1       1       1       0       0       0       1       E0h         SCL       V <sub>SS</sub> SDA       1       1       1       0       0       1       0       E2h         SCL       V <sub>DD</sub> SCL       1       1       1       0       0       1       1       E4h         SCL       V <sub>DD</sub> SDA       1       1       1       0       1       0       0       E6h         SDA       V <sub>SS</sub> SCL       1       1       1       0       1       1       0       EAh         SDA       V <sub>DD</sub> SCL       1       1       1       0       1       1       1       ECh	SDA	$V_{DD}$	$V_{SS}$	1	1	0	0	1	1	0	CCh
SCL       V <sub>SS</sub> SDA       1       1       1       0       0       1       0       E2h         SCL       V <sub>DD</sub> SCL       1       1       1       0       0       1       1       E4h         SCL       V <sub>DD</sub> SDA       1       1       1       0       1       0       0       E6h         SDA       V <sub>SS</sub> SCL       1       1       1       0       1       0       1       E8h         SDA       V <sub>SS</sub> SDA       1       1       1       0       1       1       0       EAh         SDA       V <sub>DD</sub> SCL       1       1       1       0       1       1       1       ECh	SDA	$V_{DD}$	$V_{DD}$	1	1	0	0	1	1	1	CEh
SCL       VDD       SCL       1       1       1       0       0       1       1       E4h         SCL       VDD       SDA       1       1       1       0       1       0       0       E6h         SDA       VSS       SCL       1       1       1       0       1       0       1       E8h         SDA       VSS       SDA       1       1       1       0       1       1       0       EAh         SDA       VDD       SCL       1       1       1       0       1       1       1       ECh	SCL	$V_{SS}$	SCL	1	1	1	0	0	0	1	E0h
SCL       V <sub>DD</sub> SDA       1       1       1       0       1       0       0       E6h         SDA       V <sub>SS</sub> SCL       1       1       1       0       1       0       1       E8h         SDA       V <sub>SS</sub> SDA       1       1       1       0       1       1       0       EAh         SDA       V <sub>DD</sub> SCL       1       1       1       0       1       1       1       ECh	SCL	$V_{SS}$	SDA	1	1	1	0	0	1	0	E2h
SDA       V <sub>SS</sub> SCL       1       1       1       0       1       0       1       E8h         SDA       V <sub>SS</sub> SDA       1       1       1       0       1       1       0       EAh         SDA       V <sub>DD</sub> SCL       1       1       1       0       1       1       1       ECh	SCL	$V_{DD}$	SCL	1	1	1	0	0	1	1	E4h
SDA         V <sub>SS</sub> SDA         1         1         1         0         1         1         0         EAh           SDA         V <sub>DD</sub> SCL         1         1         1         0         1         1         1         ECh	SCL	$V_{DD}$	SDA	1	1	1	0	1	0	0	E6h
SDA V <sub>DD</sub> SCL 1 1 1 0 1 1 ECh	SDA	$V_{SS}$	SCL	1	1	1	0	1	0	1	E8h
	SDA	$V_{SS}$	SDA	1	1	1	0	1	1	0	EAh
SDA V <sub>DD</sub> SDA 1 1 1 0 0 1 EEh	SDA	$V_{DD}$	SCL	1	1	1	0	1	1	1	ECh
	SDA	$V_{DD}$	SDA	1	1	1	0	0	0	1	EEh


40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 8. Characteristics of the I<sup>2</sup>C-bus

The  $I^2C$ -bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 11).



#### 8.1.1 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 12.)



### 40-bit Fm+ I2C-bus advanced I/O port with RESET, OE and INT

### 8.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 13).




#### 8.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

### 8.4 Bus transactions

Data is transmitted to the PCA9698 registers using 'Write Byte' transfers (see <u>Figure 15</u>, <u>Figure 16</u>, <u>Figure 17</u>, and <u>Figure 18</u>).

Data is read from the PCA9698 registers using 'Read Byte' and 'Receive Byte' transfers (see Figure 19 and Figure 20).

40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT





Fig 15. Write to the 5 output ports

### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT




OE is LOW (with OEPOL = 0) or HIGH (with OEPOL = 1) to observe a change in the outputs.

OCH = 0. When OCH = 1, the change in the port happens at the acknowledge phase.

Two, three, or four adjacent banks can be programmed by using the Auto-Increment feature (AI = 1) and change at the corresponding output port becomes effective at the STOP command when OCH = 0, or at each acknowledge when OCH = 1.

Fig 16. Write to a specific output port




The programing becomes effective at the Acknowledge.


Less than 5 bytes can be programmed by using the same scheme. 'D5 D4 D3 D2 D1 D0' refers to the first register to be programmed.

If more than 5 bytes are written, previous data are overwritten (the sixth configuration register will roll over to the first addressed configuration register, the sixth Polarity Inversion register will roll over to the first addressed Polarity Inversion register, the sixth Mask interrupt register will roll over to the first addressed Mask interrupt register.

Fig 17. Write to the I/O Configuration, Polarity Inversion, or Mask interrupt registers (5 banks)

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT






If AI = 0, the same register is read during the whole sequence.


If AI = 1, the register value is incremented after each read. When the last register bank is read, it rolls over to the first byte of the category (see category definition in Section 7.3 "Command register").


The  $\overline{\text{INT}}$  signal is released only when the last register containing an input that changed has been read. For example, when IO2\_4 and IO4\_7 change at the same time and an Input Port register read sequence is initiated, starting with IP0,  $\overline{\text{INT}}$  is released after IP4 is read (and not after IP2 is read).

Fig 19. Read from Input Port, Output Port, I/O Configuration, Polarity Inversion, or Mask interrupt registers

### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT








PCA9698

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT



Only slave devices with bit IOAC = 1 answer to the GPIO All Call transaction.

Output Port register programming becomes effective at the STOP command if OCH = 0, at each acknowledge if OCH = 1.


Configuration, Polarity Inversion, and Mask interrupt registers become effective at the acknowledge.

Less than 5 bytes can be programmed by using the same scheme.

'D5 D4 D3 D2 D1 D0' refers to the first register to be programmed.


If more than 5 bytes are written, previous data are overwritten (the sixth Configuration register will roll over to the first addressed Configuration register, the sixth Polarity Inversion register will roll over to the first addressed Polarity Inversion register, the sixth Mask interrupt register will roll over to the first addressed Mask interrupt register).

Fig 23. GPIO All Call write to the Output Port, I/O Configuration, Polarity Inversion, or Mask interrupt registers



## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 9. Application design-in information



## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

# 10. Limiting values

Table 13. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+6	V
VI	input voltage		$V_{SS}-0.5$	5.5	V
I	input current		-	±20	mA
V <sub>I/O</sub>	voltage on an input/output pin		$V_{SS}-0.5$	5.5	V
I <sub>O(IOx_y)</sub>	output current on pin IOx_y		-20	+50	mA
I <sub>DD</sub>	supply current		-	500	mA
I <sub>SS</sub>	ground supply current		-	1100	mA
P <sub>tot</sub>	total power dissipation		-	500	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C
Tj	junction temperature	operating	-	125	°C
		storage	-	150	°C

# 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 11. Static characteristics

Table 14. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplies	1						
$V_{DD}$	supply voltage			2.3	-	5.5	V
I <sub>DD</sub>	supply current	Operating mode; no load; f <sub>SCL</sub> = 1 MHz; AD0, AD1, AD2 = static H or L					
		$V_{DD} = 2.3 \text{ V}$		-	135	200	μΑ
		$V_{DD} = 3.3 \text{ V}$		-	250	400	μΑ
		V <sub>DD</sub> = 5.5 V		-	550	800	μΑ
I <sub>stb</sub>	standby current	no load; $f_{SCL} = 0 \text{ kHz}$ ; I/O = inputs; $V_I = V_{DD}$					
		$V_{DD} = 2.3 \text{ V}$		-	0.15	11	μΑ
		$V_{DD} = 3.3 \text{ V}$		-	0.25	12	μΑ
		V <sub>DD</sub> = 5.5 V		-	0.75	15.5	μΑ
$V_{POR}$	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	[1]	-	1.70	2.0	V
Input SC	L; input/output SDA						
V <sub>IL</sub>	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		20	-	-	mA
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	5	10	pF
I/Os							
$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			2	-	5.5	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.5 \text{ V}; V_{DD} = 2.3 \text{ V}$	[2]	12	-	-	mA
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 3.0 \text{ V}$	[2]	17	-	-	mA
		$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$	[2]	25	-	-	mA
I <sub>OL(tot)</sub>	total LOW-level output	$V_{OL} = 0.5 \text{ V}; V_{DD} = 4.5 \text{ V}$					
	current	TSSOP56 package	[2]	-	-	0.86	Α
		HVQFN56 package	[2]	-	-	1.0	Α
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -10 \text{ mA}; V_{DD} = 2.3 \text{ V}$		1.6	-	-	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 3.0 \text{ V}$		2.3	-	-	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 4.5 \text{ V}$		4.0	-	-	V
I <sub>LIH</sub>	HIGH-level input leakage current	$V_{DD} = 3.6 \text{ V}; V_{I/O} = V_{DD}$		<b>–1</b>	-	+1	μА
I <sub>LIL</sub>	LOW-level input leakage current	$V_{DD} = 5.5 \text{ V}; V_{I/O} = V_{SS}$		-1	-	+1	μА
Ci	input capacitance			-	6	7	pF
Co	output capacitance			-	6	7	pF

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT


Table 14. Static characteristics ... continued


 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

	, co , amb	· · · · · · · · · · · · · · · · · · ·				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Interrupt	INT					
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 \text{ V}$	6	-	-	mA
Co	output capacitance		-	3	5	pF
Inputs R	ESET and OE					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.8	V
V <sub>IH</sub>	HIGH-level input voltage		2	-	5.5	V
ILI	input leakage current		<b>–1</b>	-	+1	μΑ
C <sub>i</sub>	input capacitance		-	3	5	pF
Inputs A	D0, AD1, AD2					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	$+0.3V_{DD}$	٧
$V_{IH}$	HIGH-level input voltage		$0.7V_{DD}$	-	5.5	٧
ILI	input leakage current		-1	-	+1	μΑ
C <sub>i</sub>	input capacitance		-	3.5	5	pF
-						

<sup>[1]</sup>  $V_{DD}$  must be lowered to 0.2 V in order to reset part.


#### 11.1 Performance curves





<sup>[2]</sup> Each bit must be limited to a maximum of 25 mA and the total package limited to the package maximum limit due to internal busing limits.

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT



All I/Os unloaded; address pins static HIGH or LOW

Tamb = -40 °C +25 °C +85 °C +85 °C VOL (V)

Fig 29. I/O sink current as a function of LOW-level output voltage ( $V_{DD} = 2.3 \text{ V}$ )






Fig 30. I/O sink current as a function of LOW-level output voltage (V<sub>DD</sub> = 3.0 V)




Fig 31. I/O sink current as a function of LOW-level output voltage (V<sub>DD</sub> = 4.5 V)




Fig 32. I/O source current as a function of HIGH-level output voltage (V<sub>DD</sub> = 2 V)






Fig 33. I/O source current as a function of HIGH-level output voltage (V<sub>DD</sub> = 3.3 V)

## 40-bit Fm+ I2C-bus advanced I/O port with RESET, OE and INT






- (1)  $V_{DD} = 5 \text{ V}$ ;  $I_{sink} = 10 \text{ mA}$
- (2)  $V_{DD} = 2.3 \text{ V}$ ;  $I_{sink} = 10 \text{ mA}$
- (3)  $V_{DD} = 5 \text{ V}; I_{sink} = 1 \text{ mA}$
- (4)  $V_{DD} = 2.3 \text{ V}$ ;  $I_{sink} = 1 \text{ mA}$

Fig 34. I/O source current as a function of HIGH-level output voltage (V<sub>DD</sub> = 5 V)

Fig 35. I/O LOW-level output voltage as a function of temperature



- (1)  $V_{DD} = 2.3 \text{ V}$ ;  $I_{source} = 10 \text{ mA}$
- (2)  $V_{DD} = 5 \text{ V}$ ;  $I_{source} = 10 \text{ mA}$

Fig 36. HIGH-level output voltage as a function of temperature

# 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

# 12. Dynamic characteristics

Table 15. Dynamic characteristics

Symbol	Parameter	Conditions		rd-mode -bus	Fast-mode I <sup>2</sup>	C-bus	Fast-mo	Uni	
			Min	Max	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency	[3]	0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition		4.0	-	0.6	-	0.26	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time		0	-	0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time	[1]	0.1	3.45	0.1	0.9	0.05	0.45	μS
t <sub>VD;DAT</sub>	data valid time	[2]	300	-	75	-	75	450	ns
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	50	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μS
t <sub>f</sub>	fall time of both SDA and SCL signals	[4][6]	-	300	20 + 0.1C <sub>b</sub> [5]	300	-	120	ns
t <sub>r</sub>	rise time of both SDA and SCL signals	[4][6]	-	1000	20 + 0.1C <sub>b</sub> [5]	300	-	120	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	[7]	-	50	-	50	-	50	ns
Port timi	ng								
t <sub>en</sub>	enable time	output	-	80	-	80	-	80	ns
t <sub>dis</sub>	disable time	output	-	40	-	40	-	40	ns
$t_{v(Q)}$	data output valid time		-	250	-	250	-	250	ns
t <sub>su(D)</sub>	data input set-up time		100	-	100	-	100	-	ns
$t_{h(D)}$	data input hold time		250	-	250	-	250	-	ns
Interrupt									
$t_{v(INT\_N)}$	valid time on pin INT		-	4	-	4	-	4	μS
t <sub>rst(INT_N)</sub>	reset time on pin INT		-	4	-	4	-	4	μS
Reset									
$t_{w(rst)}$	reset pulse width		4	-	4	-	4	-	ns
t <sub>rec(rst)</sub>	reset recovery time		0	-	0	-	0	-	ns
t <sub>rst</sub>	reset time		100	-	100	-	100	-	ns


 $<sup>\</sup>label{eq:total_lower} \mbox{[1]} \quad \mbox{$t_{VD;ACK}$ = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.}$ 


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.


## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

- [2] t<sub>VD;DAT</sub> = minimum time for SDA data out to be valid following SCL LOW.
- [3] Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either SDA or SCL is held LOW for a minimum of 25 ms. Disable bus time-out feature for DC operation.
- [4] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
- [5] C<sub>b</sub> = total capacitance of one bus line in pF.
- [6] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [7] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.






## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT



## 13. Test information




**PCA9698 NXP Semiconductors** 

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

# 14. Package outline

#### TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included

	KEFEK	ENCES		EUROPEAN	ISSUE DATE
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-153				<del>99-12-27</del> 03-02-19
	IEC	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 41. Package outline SOT364-1 (TSSOP56)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

#### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

HVQFN56: plastic thermal enhanced very thin quad flat package; no leads; 56 terminals; body 8 x 8 x 0.85 mm

SOT684-1




Fig 42. Package outline SOT684-1 (HVQFN56)

A9698 All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

#### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 15. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

## 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- · Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- · Package placement
- · Inspection and repair
- · Lead-free soldering versus SnPb soldering

#### 16.3 Wave soldering

Key characteristics in wave soldering are:

PCA9698

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

### 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 43</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 16 and 17

Table 16. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm <sup>3</sup> )					
	< 350	≥ 350				
< 2.5	235	220				
≥ 2.5	220	220				


Table 17. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm³)					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 43.

## 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## 17. Abbreviations

Table 18. Abbreviations

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
GPIO	General Purpose Input/Output
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
LED	Light Emitting Diode
MM	Machine Model
PICMG	PCI Industrial Computer Manufacturers Group
PLC	Programmable Logic Controller
POR	Power-On Reset
PWM	Pulse Width Modulation
RAID	Redundant Array of Independent Discs
SMBus	System Management Bus

# 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

# 18. Revision history

#### Table 19. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9698 v.3	20100803	Product data sheet	-	PCA9698 v.2
Modifications:	<ul> <li>NXP Semico</li> <li>Legal texts h</li> <li>Figure 25 "T '0010 000x'</li> <li>Table 14 "Statement of the semicons of t</li></ul>	onductors.  nave been adapted to the ne  ypical application": text below  for this example." to "Device  atic characteristics", sub-sec	w company name where w figure corrected from "E address configured as '0	the new identity guidelines of appropriate. Device address configured as 100 000x' for this example."  DE" is corrected by removing
PCA9698 v.2	I <sub>OH</sub> specifica 20060719	Product data sheet	-	PCA9698 1
PCA9698 v.1 (9397 750 13751)	20060224	Product data sheet	-	-

#### 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 19. Legal information

#### 19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

PCA9698

#### 40-bit Fm+ I2C-bus advanced I/O port with RESET, OE and INT

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### 20. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**PCA**9698 **NXP Semiconductors** 

# 40-bit Fm+ I<sup>2</sup>C-bus advanced I/O port with RESET, OE and INT

## 21. Contents

4	Company description
1	General description
2	Features and benefits 1
3	Applications 2
4	Ordering information 3
5	Block diagram 3
6	Pinning information 5
6.1	Pinning
6.2	Pin description 6
7	Functional description 7
7.1	Device address
7.2	Alert response, GPIO All Call and Device ID
	addresses 8
7.3	Command register 8
7.3.1	5-bank register category 9
7.3.2	1-bank register category9
7.4	Register definitions 9
7.4.1	IP0 to IP4 - Input Port registers
7.4.2	OP0 to OP4 - Output Port registers 11
7.4.3	PI0 to PI4 - Polarity Inversion registers 12
7.4.4	IOC0 to IOC4 - I/O Configuration registers 12
7.4.5	MSK0 to MSK4 - Mask interrupt registers 13
7.4.6	OUTCONF - output structure configuration
	register
7.4.7	ALLBNK - All Bank control register 14
7.4.7.1	Examples
7.4.8	MODE - PCA9698 mode selection register 15
7.5	Device ID - PCA9698 ID field
7.6	GPIO All Call
7.7	Output state change on ACK or STOP 17
7.8	Power-on reset
7.9	RESET input
7.10 7.11	Interrupt output (INT)
7.11 7.12	Output enable input (OE)
7.12 7.13	Live insertion
7.13 7.14	Standby20
7.1 <del>4</del> 7.15	Address map
7.13 <b>8</b>	Characteristics of the I <sup>2</sup> C-bus
-	Bit transfer
8.1 8.1.1	
8.1.1 8.2	START and STOP conditions
o.∠ 8.3	Acknowledge
8.4	Bus transactions
9. <del>4</del>	Application design-in information 31
_	•
10	Limiting values
11	Static characteristics

11.1	Performance curves	34
12	Dynamic characteristics	37
13	Test information	39
14	Package outline	40
15	Handling information	42
16	Soldering of SMD packages	42
16.1	Introduction to soldering	42
16.2	Wave and reflow soldering	42
16.3	Wave soldering	42
16.4	Reflow soldering	43
17	Abbreviations	44
18	Revision history	45
19	Legal information	46
19.1	Data sheet status	46
19.2	Definitions	46
19.3	Disclaimers	46
19.4	Trademarks	47
20	Contact information	47
21	Contents	48

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com