

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

High-Side Measurement, Bi-Directional Current/Power Monitor with I2C™ Interface

- **23SENSES BUS VOLTAGES FROM 0V TO +26V** The INA209 is a high-side current shunt and power
-
- -
	-
	-
-

APPLICATIONS

-
-
-
-
- **BATTERY CHARGERS**
-
-
-

¹FEATURES DESCRIPTION

• **REPORTS CURRENT, VOLTAGE, AND** monitor with an ¹²C interface. The INA209 monitors **POWER; STORES PEAKS both** shunt drop and shunt bus voltage. A programmable calibration value, combined with an **FRIPLE WATCHDOG LIMITS:**

internal multiplier, enables direct readouts in

amperes An additional multiplying register calculates **– Lower Warning with Delay**
 – Upper Over-limit, No Delay and Solution Contract Constructs An additional multiplying register calculates **– Upper Over-limit, No Delay and Solution Constructs** An additional multiplyi power in watts. The INA209 features two separate, **Fast Analog Critical**
 Fast Analog Critical and an over-limit comparator. The warning
 HIGH ACCURACY: 1% MAX OVER TEMP and an over-limit comparator. The warning comparator is useful for monitoring lower warning limits and incorporates a user-defined delay. The over-limit comparator assists with monitoring upper • **SERVERS** limits that could require immediate system shutdown.

FELECOM EQUIPMENT
 AUTOMOTIVE
 AUTOMOTIVE (DAC) a programmable digital-to-analog converter (DAC) a programmable digital-to-analog converter (DAC) **POWER MANAGEMENT EXECUTE:** that combine to provide the fastest possible responses to current overload conditions.

WELDING EQUIPMENT The INA209 can be used together with hot swap controllers that already use a current sense resistor. • **POWER SUPPLIES** The INA209 full-scale range can be selected to be **TEST EQUIPMENT** either within the hot-swap controller sense limits, or wide enough to include them.

> The INA209 senses across shunts on buses that can vary from 0V to 26V. The device uses a single +3V to +5.5V supply, drawing a maximum of 1.5mA of supply current. It is specified for operation from -25° C to $+85^{\circ}$ C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. I2C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.

Æ

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) V_{IN+} and V_{IN-} may have a differential voltage of -26V to +26V; however, the voltage at these pins must not exceed the range -0.3V to +26V.

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

ELECTRICAL CHARACTERISTICS: $V_s = +3.3V$

Boldface limits apply over the specified temperature range, T_A = -25°C to +85°C.

At T_A = +25°C, V_{IN+} = 12V, V_{SENSE} = (V_{IN+} – V_{IN-}) = 32mV, PGA = ÷ 1, and BRNG⁽¹⁾ = 1, unless otherwise noted.

(1) BRNG is bit 13 of the [Configuration Register.](#page-28-0)
(2) This parameter only expresses the full-scale r $\overline{2}$ This parameter only expresses the full-scale range of the ADC scaling. In no event should more than 26V be applied to this device.
(3) Referred-to-input (RTI).

Referred-to-input (RTI).

(4) User-programmable. See the *[Critical Comparator](#page-16-0)* and *[Register](#page-26-0)* sections.

ELECTRICAL CHARACTERISTICS: V_s = +3.3V (continued)

Boldface limits apply over the specified temperature range, T_A = -25°C to +85°C.

At T_A = +25°C, V_{IN_+} = 12V, V_{SENE} = $(V_{IN_+} - V_{IN_-})$ = 32mV, PGA = ÷ 1, and BRNG = 1, unless otherwise noted.

(5) SMBus timeout in the INA209 resets the interface any time SCL or SDA is low for over 28ms.

TEXAS INSTRUMENTS

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

PIN CONFIGURATION

PIN DESCRIPTIONS

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^{\circ}C$, $V_{IN+} = 12V$, $V_{SENSE} = (V_{IN+} - V_{IN-}) = 32mV$, $PGA = \div 1$, and BRNG = 1, unless otherwise noted.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^{\circ}C$, $V_{IN+} = 12V$, $V_{SENSE} = (V_{IN+} - V_{IN-}) = 32mV$, $PGA = \div 1$, and BRNG = 1, unless otherwise noted.

[INA209](http://focus.ti.com/docs/prod/folders/print/ina209.html)

APPLICATION INFORMATION

The INA209 is a digital current-shunt monitor with an To address a specific device, the master initiates a I²C and SMBus-compatible interface. It provides digital current, voltage, and power readings necessary for accurate decision-making in All slaves on the bus shift in the slave address byte precisely-controlled systems. Programmable registers on the rising edge of SCL, with the last bit indicating allow flexible configuration for setting warning limits, whether a read or write operation is intended. During measurement resolution, and continuous- the ninth clock pulse, the slave being addressed versus-triggered operation. Detailed register responds to the master by generating an information appears at the end of this data sheet, Acknowledge and pulling SDA LOW. information appears at the end of this data sheet, beginning with Table 2. See the Functional Block

The INA209 offers compatability with I^2C and SMBus data transfer, SDA must remain stable while SCL is HIGH is interfaces. The I^2C and SMBus protocols are HIGH. Any change in SDA while SCL is HIGH is essentially compatible with each other. I²C will be interpreted as a START or STOP condition.
used throughout this document, with SMBus being used throughout this document, with SMBus being
specified only when a difference between the two
systems is being addressed. Two bi-directional lines,
SCL and SDA, connect the INA209 to the bus. Both
SCL and SDA are open-d

BUS OVERVIEW

The device that initiates the transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates START and STOP conditions.

START condition by pulling the data signal line (SDA) from a HIGH to a LOW logic level while SCL is HIGH.

Degining with [Table 2](#page-26-0). See the [Functional Block](#page-8-0) Data transfer is then initiated and eight bits of data [Diagram](#page-8-0) for a block diagram of the INA209.
The INA209 offers compatability with ¹²C and SMBus data transfer. SDA must HIGH. Any change in SDA while SCL is HIGH is

Figure 15. Typical Application Circuit

first address slave devices via a slave address byte. accomplished by writing the appropriate value to the The slave address byte consists of seven address register pointer. Refer to [Table 2](#page-26-0) for a complete list of bits, and a direction bit indicating the intent of registers and corresponding addresses. The value for bits, and a direction bit indicating the intent of executing a read or write operation. the register pointer as shown in Figure 19 is the first

The INA209 has two address pins, A0 and A1. Byte transferred after the slave address byte with the Table 1 describes the pin logic levels for each of the R/W bit LOW. Every write operation to the INA209 requires a value fo is sampled on every bus communication and should Uniting to a register begins with the first byte be set before any activity on the interface occurs. The transmitted by the master. This byte is the slave be set before any activity on the interface occurs. The transmitted by the master. This byte is the slave address pins are read at the start of each address, with the R/\overline{W} bit LOW. The INA209 then address pins are read at the start of each communication event.

А1	A0	SLAVE ADDRESS					
GND	GND	1000000					
GND	$\mathsf{V}_{\mathsf{S}\text{+}}$	1000001					
GND	SDA	1000010					
GND	SCL	1000011					
V_{S+}	GND	1000100					
$\mathsf{V}_{\mathbb{S}^+}$	$\mathsf{V}_{\mathbb{S}^+}$	1000101					
V_{S+}	SDA	1000110					
V_{S+}	SCL	1000111					
SDA	GND	1001000					
SDA	V_{S+}	1001001					
SDA	SDA	1001010					
SDA	SCL	1001011					
SCL	GND	1001100					
SCL	V_{S+}	1001101					
SCL	SDA	1001110					
SCL	SCL	1001111					

Serial Interface

The INA209 operates only as a slave device on the generating a START or STOP condition. If repeated 1^2C bus and SMBus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The made via the open-drain I/O lines SDA and SCL. The mecessary to continually send the register pointer
SDA and SCL pins feature integrated spike bytes; the INA209 retains the register pointer value suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The INA209

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

[INA209](http://focus.ti.com/docs/prod/folders/print/ina209.html)

Serial Bus Address WRITING TO/READING FROM THE INA209

To communicate with the INA209, the master must Accessing a particular register on the INA209 is

acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the **Table 1. INA209 Address Pins and register to which data will be written. This register**
Address value updates the register pointer to the address value updates the register pointer to the desired register. The next two bytes are written to the register addressed by the register pointer. The INA209 acknowledges receipt of each data byte. The master may terminate data transfer by generating a START or STOP condition.

> When reading from the INA209, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a slave address byte with the R/ \overline{W} bit LOW, followed by the register pointer byte. No additional data are required. The master then generates a START condition and sends the slave address byte with the R/W bit HIGH to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register pointer. This byte is followed by an *Acknowledge* from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master may terminate data transfer by generating a *Not-Acknowledge* after receiving any data byte, or reads from the same register are desired, it is not bytes; the INA209 retains the register pointer value until it is changed by the next write operation.

the effects of input spikes and bus noise. The INA209
supports the transmission protocol for fast (1kHz to
400kHz) and high-speed (1kHz to 3.4MHz) modes. operation timing diagrams, respectively. Note that
All data bytes ar response operation. [Figure 19](#page-12-0) illustrates a typical register pointer configuration.

Figure 16. Timing Diagram for Write Word Format Figure 17. Timing Diagram for Read Word Format

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

Figure 18. Timing Diagram for SMBus ALERT

Figure 19. Typical Register Pointer Set

High-Speed I²C Mode

When the bus is idle, both the SDA and SCL lines are
pulled high by the pull-up devices. The master
generates a start condition followed by a valid serial
byte containing High-Speed (HS) master code
 $00001XXX$. This transmis 3.4Mbps operation.

The master then generates a repeated start condition

Figure 20. Bus Timing Diagram

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

Power-up conditions apply to a software reset via the The two analog inputs to the INA209, V_{IN+} and V_{IN-} , RST bit (bit 15) in the Configuration Register, or the connect to a shunt resistor in the bus of interest. Th I²C bus General Call Reset. At device power up, all
Status bits are masked. Warning, Over-Limit, Critical, and SMBus Alert functions are disabled. All watchdog from 0V to 26V. There are no special considerations outputs default to active low and transparent for power-supply sequencing (for example, a bus outputs default to active low and transparent for power-supply sequencing (for example, a bus

Power-Up Conditions BASIC ADC FUNCTIONS

connect to a shunt resistor in the bus of interest. The INA209 is typically powered by a separate supply from $+3V$ to $+5.5V$. The bus being sensed can vary voltage can be present with the supply voltage off, and vice-versa). The INA209 senses the small drop across the shunt for shunt voltage, and senses the voltage with respect to ground from V_{IN} for the bus voltage. Figure 21 illustrates this operation.

Figure 21. INA209 Configured for Shunt and Bus Voltage Measurement

When the INA209 is in the normal operating mode The Conversion Ready bit clears under these (that is, MODE bits of the Configuration Register are conditions: set to '111'), it continuously converts the shunt 1. Writing to the Configuration Register, except voltage values of the Configuration Register, except voltage averaging function (Configuration Register, SADC
bits). The device then converts the bus voltage up to bits). The device then converts the bus voltage up to and the Status Register; or the number set in the bus voltage averaging 2. Reading the Status Register; or the number set in the bus voltage averaging 2. Reading the St (Configuration Register, BADC bits). The Mode 3. Triggering a scontrol in the Configuration Register also permits Convertibile control in the Configuration Register also permits. selecting modes to convert only voltage or current, either continuously or in response to an event (triggered). Current and bus voltage are converted at different

All current and power calculations are performed in points in time, depending on the resolution and the background and do not contribute to conversion averaging mode settings. For instance, when the background and do not contribute to conversion time; conversion times shown in the [Electrical](#page-2-0) configured for 12-bit and 128 sample averaging, up to
Characteristics table can be used to determine the 68ms in time between sampling these two values is [Characteristics](#page-2-0) table can be used to determine the actual conversion time.

Power-Down mode reduces the quiescent current and turns off current into the INA209 inputs, avoiding conversion time. any supply drain. Full recovery from Power-Down requires 40µs. ADC Off mode (set by the Configuration Register, MODE bits) stops all conversions. highest converted reading for the shunt value. The

In triggered mode, the external Convert line becomes
active. Convert commands are initiated by taking the
Convert line low for a minimum of 4µs. The Convert
line may be connected high when unused. Any
re-trigger of the Con

Although the INA209 can be read at any time, and before the analog-to-digital conversion (ADC) can
the data from the last conversion remain available. record it. the data from the last conversion remain available, the Conversion Ready bit (Status Register, CNVR bit) is provided to help co-ordinate one-shot or triggered conversions. The Conversion Ready bit is set after all conversions, averaging, and multiplication operations are complete.

- when configuring the MODE bits for Power Down
or ADC off (Disable) modes;
-
-

Power Measurement

possible. Again, these calculations are performed in
the background and do not add to the overall

Peak-Hold Registers

Shunt voltage peak registers hold the lowest and

If the Convert line is held low, writing any of the

triggered convert modes into the Configuration

Register (even if the desired mode is already

programmed into the register) triggers a single-shot

comparator shutdown

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

Critical Comparator Comparator Critical Comparator Comparator PGA Function

The Critical Comparator function is included to If larger full-scale shunt voltages are desired, the provide the fastest possible response to overload INA209 provides a PGA function that increases the events. This function bypasses the digital circuit by full-scale range up to 2, 4, or 8 times (320mV).
capturing the event in the analog domain. Additionally, the bus voltage measurement has two

full-scale ranges: 16V or 32V. The Critical Comparator responds only to shunt voltage, and can be programmed for a value from 0mV to 255mV (in 1mV increments) in the Critical DAC+ and Critical DAC– Registers. Two thresholds The INA209 is designed for compatibility with hot are provided, allowing users to set different swap controllers such the TI [TPS2490.](http://focus.ti.com/docs/prod/folders/print/tps2490.html) The TPS2490 thresholds in systems where bi-directional current uses a high-side shunt with a limit at 50mV: the thresholds in systems where bi-directional current uses a high-side shunt with a limit at 50mV; the measurement occurs. For example, a power supply INA209 full-scale range of 40mV enables the use of measurement occurs. For example, a power supply INA209 full-scale range of 40mV enables the use of may readily allow sourcing of 10A, but must indicate the same shunt for current sensing below this limit. may readily allow sourcing of 10A, but must indicate the same shunt for current sensing below this limit.
An alarm whenever sinking more than 1A. The When sensing is required at (or through) the 50mV an alarm whenever sinking more than 1A. The When sensing is required at (or through) the 50mV SMBus Alert Mask/Enable Control Register allows the sense point of the TPS2490, the PGA of the INA209 user to enable or disable the Critical pin output can be set to \div 2 to provide an 80mV full-scale range. user to enable or disable the Critical pin output can be set to $\div 2$ to provide an 80mV full-scale range.
through the CREN bit. The CREN bit affects only the

The Critical Comparator output filter is set by the CF the latched mode should be used for the Critical pin bits of the Critical DAC- Register. This filter output to avoid oscillation at the trip level. bits of the Critical DAC– Register. This filter determines the duration of time that the CMP output must be continuously active (not toggling) to propagate to the Critical pin output and set the CRIT+ or CRIT- flags within the Status Register.

While the Critical Comparator output filter provides options for filtering by choosing resolution and settings from 0ms to 0.96ms, the CMP is actually averaging in the Configuration Register. These strobed every 4us, providing multiple samples per filtering options can be set independently for either delay period. For the Critical output pin to become voltage or current measurement. active, the critical condition must be true for every sample during the specified delay period.

When using the Critical Comparator in unidirectional This architecture has good inherent noise rejection;
applications, where the Critical DAC- Register is bowever transients that occur at or very close to the applications, where the Critical DAC– Register is however, transients that occur at or very close to the unused, the Comparator could trip in error if the input unused, the Comparator could trip in error if the input sampling rate harmonics can cause problems.
is near zero, because the comparator can have an Because these signals are at 1MHz and higher they is near zero, because the comparator can have an Because these signals are at 1MHz and higher, they offset of up to ± 1.5 mV. Noise also contributes to false can be dealt with by incorporating filtering at the input tripping. To avoid false tripping in unidirectional of the INA209. The high frequency enables the use of applications, the Critical DAC- should be low-value series resistors on the filter for negligible applications, the Critical DAC– should be low-value series resistors on the filter for negligible
programmed to a value beyond –2mV to account for effects on measurement accuracy Figure 22 shows the offset, and an additional amount to provide a the INA209 with an additonal filter added at the input. noise margin. Alternatively, the Critical DAC– can be programmed to negative full-scale range (–255mV), in order to eliminate false tripping.

Additionally, the bus voltage measurement has two

Compatibility with TI Hot Swap Controllers

Critical pin; it does not affect the CRIT+ or CRIT-
flags within the Status Register.
flags within the Status Register.
that the Status Register.

Filtering and Input Considerations

Measuring current is often noisy, and such noise can be difficult to define. The INA209 offers several

The internal ADC is based on a delta-sigma $(ΔΣ)$ front-end with a 500kHz (±10%) typical sampling rate. can be dealt with by incorporating filtering at the input effects on measurement accuracy. [Figure 22](#page-17-0) shows

INSTRUMENTS

Texas

Figure 22. INA209 with Input Filtering

Overload conditions are another consideration for the available. Testing has demonstrated that the addition INA209 inputs are specified to $\overline{0}$ of 10 Ω resistors in series with each input of the INA209 inputs. The INA209 inputs are specified to tolerate 26V across the inputs. A large differential scenario might be a short to ground on the load side failure up to the 26V rating of the INA209. The shunt. This type of event can result in full resistors have no significant effect on accuracy. of the shunt. This type of event can result in full power-supply voltage across the shunt (as long the power supply or energy storage capacitors support it).
It must be remembered that removing a short to

In applications that do not have large energy storage the ALERT pin does not halt automatic conversions electrolytics on one or both sides of the shunt, an that are already in progress. The ALERT output pin is input overstress condition may result from an open-drain, allowing multiple devices to share a input overstress condition may result from an open-drain, allowing multiple devices to share a excessive dV/dt of the voltage applied to the input. A common interrupt line. The ALERT output can be
hard physical short is the most likely cause of this disabled via the SMBus Alert Mask/Enable Control hard physical short is the most likely cause of this disabled via the SMBus Alert Mask/Enable Control
event, particularly in applications with no large Register using the SMAEN bit. When disabled, the electrolytics present. This problem occurs because an $ALERT$ pin goes to a high state.
excessive dV/dt can activate the ESD protection in

INA209 sufficiently protects the inputs against dV/dt
failure up to the 26V rating of the INA209. These

SMBus Alert Response

It must be remembered that removing a short to
ground can result in inductive kickbacks that could
exceed the 26V differential and common-mode rating
of the INA209. Inductive kickback voltages are best
dealt with by zener-Register using the SMAEN bit. When disabled, the

excessive dividend in the ESD protection in The INA209 responds to the SMBus alert response the INA209 in systems where large currents are address, an interrupt pointer return-address feature. The SMBus alert response interrupt pointer provides

quick fault identification for simple slave devices. When an ALERT occurs, the master can broadcast the alert response slave address (0001 100). Following this alert response, any slave devices that generated interrupts identify themselves by putting the respective addresses on the bus.

The alert response can activate several different slave devices simultaneously, similar to the I^2C General Call. If more than one slave attempts to respond, bus arbitration rules apply; the device with the lower address code wins. The losing device does not generate an Acknowledge and continues to hold the ALERT line low until the interrupt is cleared. Successful completion of the read alert response protocol clears the SMBus ALERT pin, provided that the condition causing the alert no longer exists. The SMBus Alert flag is cleared separately by either reading the Status Register or by disabling the SMBus Alert function.

The Status Register flags indicate which (if any) of the watchdogs have been activated. After power-on reset (POR), the normal state of all flag bits is '0', assuming that no alarm conditions exist. The flags are cleared by any successful read of the Status Register, after a conversion is complete and the fault no longer exists.

All Other Latches

The latches in the Configuration Register for the Warning, Over-Limit, and Critical outputs are not associated with the SMBus alert response, and are cleared whenever the Status Register is read. If the fault remains, they continue to set (they may also be cleared by setting the latch enable to transparent, and then returning it to latch mode).

The values in the Peak-Hold Registers must be cleared by writing a '1' to the respective LSBs.

Multichannel Data Acquisition

The INA209 can be used in multiple current measurement channels where the controlling processor sums the currents of all the channels for a total current. Often these current measurements must occur simultaneously. Use the GPIO output from one of the INA209s and connect it to the Convert pin of the other INA209s. This architecture allows for **Figure 23. Multichannel Data Acquisition with** sending conversion commands via the ¹²C bus to the master device, and all devices will convert simultaneously. Figure 23 illustrates this architecture using four INA209s.

External Circuitry for Additional V_{BUS} Input

The INA209 GPIO can be used to control an external method used. The easiest way to avoid these errors
circuit to switch the V_{BUS} measurement to an
alternate location. Switching is most often done to
perform bus voltage side of a MOSFET switch in series with the shunt The circuit shown in Figure 24 uses MOSFET pairs to

through the resistance of any external switching

resistor.
reduce package count. Back-to-back MOSFETs must
be used in each leg because of the built-in back Consideration must be given to the typical 20 μ A input
current of each INA209 input, along with the 320kΩ
impedance present at the V_{IN} input where the bus
voltage is measured. These effects can create errors
voltage m

PROGRAMMING THE INA209 POWER MEASUREMENT ENGINE

Calibration Register and Scaling

The Calibration Register makes it possible to set the scaling of the Current and Power Registers to whatever values are most useful for a given application. One strategy may be to set the Calibration Register such that the largest possible number is generated in the Current Register or Power Register at the expected full-scale point; this approach yields the highest resolution. The Calibration Register can also be selected to provide values in the Current and Power Registers that either provide direct decimal equivalents of the values being measured, or yield a round LSB number. After these choices have been made, the Calibration Register also offers possibilities for end user system-level calibration, where the value is adjusted slightly to cancel total system error.

Below are two examples for configuring the INA209 calibration. Both examples are written so the information directly relates to the calibration set up found in the INA209EVM softwar.

Calibration Example 1: Calibrating the INA209 with no possibility for overflow. (Note that the numbers used in this example are the same used with the INA209EVM software as shown in [Figure 25.](#page-22-0)

1. Establish the following parameters:

$$
V_{\text{BUS_MAX}} = 32
$$

$$
V_{\text{SHUNT_MAX}} = 0.32
$$

$$
R_{\text{SHUNT}} = 0.5
$$

2. Using Equation 1, determine the maximum possible current.

$$
MaxPossible_l = \frac{V_{SHUNT_MAX}}{R_{SHUNT}} \tag{1}
$$
\n
$$
MaxPossible_l = 0.64
$$

(2)

(3)

3. Choose the desired maximum current value. This value is selected based on system expectations.

Max Expected $I = 0.6$

4. Calculate the possible range of current LSBs. To calculate this range, first compute a range of LSBs that is appropriate for the design. Next, select an LSB within this range. Note that the results will have the most resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round number to the minimum LSB value.

Minimum_LSB = $\frac{\text{Max_Expected}}{\text{Max_Expected}}$ 32767 Minimum_LSB = 18.311×10^{-6}

Maximum_LSB = Max_Expected_I 4096

Maximum_LSB = 146.520×10^{-6}

Choose an LSB in the range: Minimum_LSB<Selected_LSB < Maximum_LSB

Current_LSB = 20×10^{-6}

Note:

This value was selected to be a round number near the Minimum_LSB. This selection allows for good resolution with a rounded LSB.

5. Compute the Calibration Register value using Equation 4:

$$
Cal = trunc \left[\frac{0.04096}{Current_LSB \times R_{SHUNT}} \right]
$$

 $Cal = 4096$ (4)

Power_LSB = 20 Current_LSB Power_LSB = 400 10 ´ -6 (5) Max_Current = Current_LSB 32767 ´ Max_Current = 0.65534 (6) Max_ShuntVoltage = Max_Current_Before_Overflow R´ SHUNT Max_ShuntVoltage = 0.32 (7) MaximumPower = Max_Current_Before_Overflow V´ BUS_MAX MaximumPower = 20.48 (8) Corrected_Full_Scale_Cal = trunc Cal MeasShuntCurrent INA209_Current ´ 7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 6 and Equation 7. Note that both Equation 6 and Equation 7 involve an *If - then* condition: If Max_Current ≥ Max Possible_I then Max_Current_Before_Overflow = MaxPossible_I Else Max_Current_Before_Overflow = Max_Current End If (Note that Max_Current is greater than MaxPossible_I in this example.) Max_Current_Before_Overflow = 0.64 (Note: This result is displayed by software as seen in [Figure 25.](#page-22-0)) If Max_ShuntVoltage ≥ VSHUNT_MAX Max_ShuntVoltage_Before_Overflow = VSHUNT_MAX Else Max_ShuntVoltage_Before_Overflow= Max_ShuntVoltage End If (Note that Max_ShuntVoltage is greater than VSHUNT_MAX in this example.) Max_ShuntVoltage_Before_Overflow = 0.32 (Note: This result is displayed by software as seen in [Figure 25](#page-22-0).) 8. Compute the maximum power with Equation 8. 9. (Optional second Calibration step.) Compute corrected full-scale calibration value based on measured current. INA209_Current = 0.63484 MeaShuntCurrent = 0.55

6. Calculate the Power LSB, using Equation 5. Equation 5 shows a general formula; because the bus voltage

measurement LSB is always 4mV, the power formula reduces to the calculated result.

Corrected_Full_Scale_Cal = 3548 (9)

[Figure 25](#page-22-0) illustrates how to perform the same procedure discussed in this example using the automated INA209EVM software. Note that the same numbers used in the nine-step example are used in the software example in [Figure 25](#page-22-0). Also note that Figure 25 illustrates which results correspond to which step (for example, the information entered in Step 1 is enclosed in a box in [Figure 25](#page-22-0) and labeled).

ÈXAS

Texas **INSTRUMENTS**

Figure 25. INA209 Calibration Sofware Automatically Computes Calibration Steps 1-9

Calibration Example 2 (Overflow Possible)

This design example uses the nine-step procedure for calibrating the INA209 where overflow is possible. [Figure 26](#page-25-0) illustrates how the same procedure is performed using the automated INA209EVM software. Note that the same numbers used in the nine-step example are used in the software example in [Figure 26](#page-25-0). Also note that [Figure 26](#page-25-0) illustrates which results correspond to which step (for example, the information entered in Step 1 is circled in [Figure 26](#page-25-0) and labeled).

1. Establish the following parameters:

$$
V_{\text{BUS_MAX}} = 32
$$

 $\rm V_{SHUNT~MAX}$ = 0.32

 $R_{SHUNT} = 5$

2. Determine the maximum possible current using Equation 10:

$$
MaxPossible_l = \frac{V_{SHUNT_MAX}}{R_{SHUNT}}
$$

 $MaxPossible_l = 0.064$ (10)

-
- 3. Choose the desired maximum current value: Max_Expected_I, ≤ MaxPossible_I. This value is selected based on system expectations.

Max Expected $I = 0.06$

4. Calculate the possible range of current LSBs. This calculation is done by first computing a range of LSB's that is appropriate for the design. Next, select an LSB withing this range. Note that the results will have the most resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round number to the minimum LSB.

Minimum_LSB =
$$
\frac{\text{Max_Expected_I}}{32767}
$$

\nMinimum_LSB = 1.831 × 10⁻⁶

\nMaximum_LSB =
$$
\frac{\text{Max_Expected_I}}{4000}
$$

Maximum_LSB = 14.652×10^{-6}

Choose an LSB in the range: Minimum_LSB<Selected_LSB<Maximum_LSB

Current LSB = 1.9×10^{-6}

Note:

This value was selected to be a round number near the Minimum_LSB. This section allows for good resolution with a rounded LSB.

5. Compute the calibration register using Equation 13:

4096

$$
Cal = trunc \left[\frac{0.04096}{Current_LSB \times R_{sHUNT}} \right] \quad Cal = 4311
$$

(13)

 (14)

(12)

6. Calculate the Power LSB using Equation 14. Equation 14 shows a general formula; because the bus voltage measurement LSB is always 4mV, the power formula reduces to calculate the result.

Power_LSB = 20 Current_LSB

Power
$$
Power_{LSB} = 38 \times 10^{-6}
$$

Corrected_Full_Scale_Cal = 3462 (18)

[Figure 26](#page-25-0) illustrates how to perform the same procedure discussed in this example using the automated INA209EVM software. Note that the same numbers used in the nine-step example are used in the software example in [Figure 26.](#page-25-0) Also note that [Figure 26](#page-25-0) illustrates which results correspond to which step (for example, the information entered in Step 1 is enclosed in a box in [Figure 26](#page-25-0) and labeled).

Texas **INSTRUMENTS**

SBOS403B–JUNE 2007–REVISED MARCH 2009 ... **www.ti.com**

Figure 26. Calibration Software Automatically Computes Calibration Steps 1-9

REGISTER INFORMATION

The INA209 uses a bank of registers for holding Register contents are updated 4us after completion of configuration settings, measurement results, the write command. Therefore, a 4us delay is maximum/minimum limits, and status information. required between completion of a write to a given maximum/minimum limits, and status information. required between completion of a write to a given
Table 2 summarizes the INA209 registers; Figure 14 register and a subsequent read of that register

register and a subsequent read of that register illustrates registers. (without changing the pointer) when using SCL frequencies in excess of 1MHz.

Table 2. Summary of Register Set

(1) Type: $\mathbf{R} = \text{Read-Only}, \mathbf{R}/\overline{\mathbf{W}} = \text{Read/Write}.$
(2) Current Register defaults to '0' because the (2) Current Register defaults to '0' because the Calibration Register defaults to '0', yielding a zero current value until the Calibration Register is programmed.

Table 2. Summary of Register Set (continued)

REGISTER DETAILS

All INA209 registers are 16-bit registers. 16-bit register data are sent in two 8-bit bytes via the I²C interface.

Configuration Register 00h (Read/Write)

Bit Descriptions

Table 3. PG Bit Settings(1)

(1) Shaded values are default.

BADC: BADC Bus ADC Resolution/Averaging

Bits 7–10 These bits adjust the Bus ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Bus Voltage Register (04h).

SADC: SADC Shunt ADC Resolution/Averaging

Bits 3–6 These bits adjust the Shunt ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when

averaging results for the Shunt Voltage Register (03h). BADC (Bus) and SADC (Shunt) ADC resolution/averaging and conversion time settings are shown in Table 4.

Table 4. ADC Settings(1)

(1) Shaded values are default.

 (2) X = Don't care.

MODE: Operating Mode

Bits 0–2 Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus measurement mode. The mode settings are shown in Table 5.

Table 5. Mode Settings(1)

(1) Shaded values are default.

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

Status Register 01h (Read)

The Status Register flags activate whenever any limit is violated, and latch when corresponding latch bits are set. These flags are cleared when the Status Register is read (unless a limit is exceeded, at which time the flag immediately sets again).

After power-up and initial setup, the Status Register should be read once to clear any flags set as as a result of power-up values prior to setup.

Bit Descriptions WOV: Warning Bus Over-Voltage Bit 15 This bit is set to '1' when the result in the Bus Voltage Register (04h) exceeds the level set in the Bus Over-Voltage Warning Register (0Fh). **WUV: Warning Bus Under-Voltage** Bit 14 This bit is set to '1' when the result in the Bus Voltage Register (04h) is less than the value set in the Bus Under-Voltage Warning Register (10h). **WP: Warning Power** Bit 13 This bit is set to '1' when the value of the Power Register (05h) exceeds the level set in the Power Warning Register (0Eh). **WS+: Warning Shunt+ Voltage** Bit 12 This bit is set to '1' when the value of the Shunt Voltage Register (03h) exceeds the level set in the Shunt Voltage Positive Warning Register (0Ch). **WS–: Warning Shunt– Voltage** Bit 11 This bit is set to '1' when the value of the Shunt Voltage Register (03h) is more negative than the level set in the Shunt Voltage Negative Warning Register (0Dh). **OLOV: Over-Limit Bus Over-Voltage** Bit 10 This bit is set to '1' when the result in the Bus Voltage Register (04h) exceeds the level set in the Bus Over-Voltage Over-Limit Register (12h). **OLUV: Over-Limit Bus Under-Voltage** Bit 9 This bit is set to '1' when the result in the Bus Voltage Register (04h) is less than the level set in the Bus Under-Voltage Over-Limit Register (13h). **OLP: Over-Limit Power** Bit 8 This bit is set to '1' when the value of the Power Register (05h) exceeds the level set in the Power Over-Limit Register (11h).

Bit Descriptions (continued)

CRIT+: Critical Shunt Positive Voltage

Bit 7 This bit is set to '1' when the value of the shunt voltage exceeds the positive limit set in the Critical DAC+ Register (14h).

CRIT–: Critical Shunt Negative Voltage

Bit 6 This bit is set to '1' when the value of the shunt voltage is more negative than the negative limit set in the Critical DAC– Register (15h).

CNVR: Conversion Ready

- Bit 5 Although the INA209 can be read at any time, and the data from the last conversion are available, the Conversion Ready line is provided to help coordinate one-shot or triggered conversions. The Conversion bit is set after all conversions, averaging, and multiplications are complete. Conversion Ready clears under the following conditions:
	- 1. Writing the Configuration Register (except for Power-Down or Disable mode selections).
	- 2. Reading the Status Register.
	- 3. Trigger a single-shot conversion with the Convert pin.

SMBA: SMBus Alert

Bit 4 Clears only on reading Status Register or by disabling SMBus Alert function.

OVF: Math Overflow

Bit 3 This bit is set to '1' if an arithmetic operation resulted in an overflow error. It indicates that current and power data may be meaningless. It does not set any watchdog outputs.

TEXAS INSTRUMENTS

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

Bits D5–D15 of the SMBus Alert Mask Register mask correspond to bits D5 to D15 of the Status Register to prevent them from initiating an SMBus Alert. It does not prevent the Status Register bit from setting. Writing a '0' to an SMBus Alert Mask bit masks it from activating the SMBus Alert. All default values are '0'.

Bit Descriptions

DATA OUTPUT REGISTERS

Shunt Voltage Register 03h (Read-Only)

The Shunt Voltage Register stores the current shunt voltage reading, V_{SHUNT} . Shunt Voltage Register bits are shifted according to the PGA setting selected in the Configuration Register (00h). When multiple sign bits are present, they will all be the same value. Negative numbers are represented in two's complement format. Generate the two's complement of a negative number by complementing the absolute value binary number and adding 1. Extend the sign, denoting a negative number by setting the MSB = '1'. Extend the sign to any additional sign bits to form the 16-bit word.

Example: For a value of $V_{\text{SHUNT}} = -320 \text{mV}$:

- 1. Take the absolute value (include accuracy to 0.01mV)==> 320.00
- 2. Translate this number to a whole decimal number ==> 32000
- 3. Convert it to binary==> 111 1101 0000 0000
- 4. Complement the binary result : 000 0010 1111 1111
- 5. Add 1 to the Complement to create the Two's Complement formatted result ==> 000 0011 0000 0000
- 6. Extend the sign and create the 16-bit word: 1000 0011 0000 0000 = 8300h (Remember to extend the sign to all sign-bits, as necessary based on the PGA setting.)

At PGA = \div 8, full-scale range = \pm 320mV (decimal = 32000, positive value hex = 7D00, negative value hex = 8300), and $LSB = 10 \mu V$.

At PGA = $\div 4$, full-scale range = ± 160 mV (decimal = 16000, positive value hex = 3E80, negative value hex = C180), and LSB = 10μ V.

BIT#	D ₁₅	D14	D ₁₃	D ₁₂	D11	D ₁₀	D ₉	D ₈	D7	D6	D ₅	D ₄	D3	D ₂	D1	D0
BIT NAME	SIGN	SIGN	SD13 4	SD12_4	SD11_4	SD10_4	SD9 4	SD8 4	SD7_4	SD6_4	SD5 4	SD4 4	SD3 4	SD2 4	$SD1 -$	SD0 4
POR VALUE	0															

At PGA = \div 2, full-scale range = \pm 80mV (decimal = 8000, positive value hex = 1F40, negative value hex = E0C0), and $LSB = 10 \mu V$.

At PGA = \div 1, full-scale range = \pm 40mV (decimal = 4000, positive value hex = 0FA0, negative value hex = F060), and $LSB = 10 \mu V$.

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

Table 6. Shunt Voltage Register Format(1)

(1) Out-of-range values are shown in grey shading.

Bus Voltage Register 04h (Read-Only)

The Bus Voltage Register stores the most recent bus voltage reading, V_{BUS} .

At full-scale range = $16V$ (decimal = 4000 , hex = $0FA0$), and $LSB = 4mV$.

Power Register 05h (Read-Only)

Full-scale range and LSB are set by the Calibration Register. See the *[Programming the INA209 Power](#page-20-0) [Measurement Engine](#page-20-0)* section.

The Power Register records power in watts by multiplying the values of the current with the value of the bus voltage according to the equation:

Power $=$ $-$ Current \times BusVoltage

5000

Current Register 06h (Read-Only)

Full-scale range and LSB depend on the value entered in the Calibration Register. See the *[Programming the](#page-20-0) [INA209 Power Measurement Engine](#page-20-0)* section. Negative values are stored in two's complement format.

The value of the Current Register is calculated by multiplying the value in the Shunt Voltage Register with the value in the Calibration Register according to the equation:

Current = ShuntVoltage \times Calibration Register

4096

PEAK-HOLD REGISTERS

Note: All peak-hold registers are cleared and reset to POR values by writing a '1' into the respective D0 bits.

Shunt Voltage Positive Peak Register 07h (Read/Write)

Mirrors highest voltage reading of the Shunt Voltage Register (03h).

Shunt Voltage Negative Peak Register 08h (Read/Write)

Mirrors lowest voltage reading (positive or negative) of the Shunt Voltage Register (03h).

Bus Voltage Maximum Peak Register 09h (Read/Write)

Mirrors highest voltage reading of the Bus Voltage Register (04h).

Bus Voltage Minimum Peak Register 0Ah (Read/Write)

Mirrors lowest voltage reading of the Bus Voltage Register (04h).

Power Peak Register 0Bh (Read/Write)

Mirrors highest reading of the Power Register (05h).

WARNING WATCHDOG REGISTERS

These registers set warning limits that trigger flags in the Status Register and activate the Warning pin. **Note:** Delayed output is set in the Critical DAC– Register (15h).

Shunt Voltage Positive Warning Register 0Ch (Read/Write)

At full-scale range = ±320mV, 15-bit + sign, LSB = 10µV (decimal = 32000, positive value hex = 7D00, negative value hex = 8300).

Bit Descriptions

SWP: Sets the shunt voltage positive warning limit.

Bits 15–0 If the value of the Shunt Voltage Register (03h) exceeds this limit, the WS+ bit of the Status Register (01h) is set to '1' and the Warning pin asserts if the WRNEN bit is set.

Shunt Voltage Negative Warning Register 0Dh (Read/Write)

At full-scale range = ± 320 mV (decimal = 32000, positive value hex = 7D00, negative value hex = 8300), 15 bit + sign, $LSB = 10 \mu V$.

Bit Descriptions

SWN: Sets the shunt voltage negative warning limit.

Bits 15–0 If the value of the Shunt Voltage Register (03h) is below this limit, the WS– bit of the Status Register (01h) is set to '1' and the Warning pin asserts if the WRNEN bit is set.

Power Warning Register 0Eh (Read/Write)

At full-scale range, same as the Power Register.

Bit Descriptions

PW: Sets the power warning limit.

Bits 15–0 If the value of the Power Register (05h) exceeds this limit, the WP bit of the Status Register (01h) is set to '1' and the Warning pin asserts if the WRNEN bit is set.

Bus Over-Voltage Warning Register 0Fh (Read/Write)

Texas **INSTRUMENTS**

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

Bit Descriptions

BWO: Sets the bus over-voltage warning limit.

Bits 15–3 If a Bus Voltage Register (04h) value exceeds this limit, the WOV bit of the Status Register (01h) is set to '1' and the Warning pin asserts if the WRNEN bit is set.

WPL: The Warning Polarity bit sets the Warning pin polarity.

- Bit 1 = Inverted (active-high open collector)
- 0 = Normal (active-low open collector) (default)

WNL: The Warning Latch bit configures the latching feature of the Warning pin.

Bit 0 1 = Latch enabled

 $0 =$ Transparent (default)

Bus Under-Voltage Warning Register 10h (Read/Write)

Bit Descriptions

BWU: Sets the bus over-voltage warning limit.

Bits 15–3 If a Bus Voltage Register (04h) value is below this limit, the WUV bit of the Status Register (01h) is set to '1' and the Warning pin asserts if the WRNEN bit is set.

OVER-LIMIT/CRITICAL WATCHDOG REGISTERS

These registers set the over-limit and critical DAC limits that trigger flags to be set in the Status Register and activate the Overlimit pin or the Critical pin.

Power Over-Limit Register 11h (Read/Write)

Bit Descriptions

PO: Sets the power over-limit value.

Bits 15–0 If the value of the Power Register (05h) exceeds this limit, the OLP bit of the Status Register (01h) is set to '1' and the Overlimit pin asserts if the OLEN bit is set.

Bus Over-Voltage Over-Limit Register 12h (Read/Write)

Bit Descriptions

BOO: Sets the bus over-voltage over-limit value.

Bits 15–3 If a Bus Voltage Register (04h) value exceeds this limit, the OLOV bit of the Status Register (01h) is set to '1' and the Overlimit pin asserts if the OLEN bit is set.

OLP: The Over-Limit Polarity bit sets the Overlimit pin polarity.

- Bit 1 $1 =$ Inverted (asserts high)
	- 0 = Normal (asserts low) (default)

OLL: The Over-Limit Latch bit configures the latching feature of the Overlimit pin.

Bit 0 1 = Latch enabled

0 = Transparent (default)

Bus Under-Voltage Over-Limit Register 13h (Read/Write)

Bit Descriptions

BUO: Sets the bus under-voltage over-limit value.

Bits 15–3 If a Bus Voltage Register (04h) value is below this limit, the OLUV bit of the Status Register (01h) is set to '1' and the Overlimit pin asserts if the OLEN bit is set.

[INA209](http://focus.ti.com/docs/prod/folders/print/ina209.html)

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

Critical DAC+ Register (Critical Shunt Positive Voltage) 14h (Read/Write)

No sign bit (sets a positive limit only). At full-scale range = 255mV ; LSB = 1mV ; 8-bit.

(1) POR value reflects the state of the GPIO pin.

Bit Descriptions

Table 7. GPIO Mode Settings(1)

(1) Shaded values are default.

Bit 4 $1 =$ Active high

 $0 =$ Active low (default)

CHYST: Configures Critical comparator hysteresis.

Bits 3-1 The CHYST settings are shown in Table 8.

Table 8. CHYST Settings(1)

(1) Shaded values are default.

-
- Bit 0 $1 =$ Latch enabled 0 = Transparent (default)

EXAS NSTRUMENTS

SBOS403B–JUNE 2007–REVISED MARCH 2009 ... **www.ti.com**

Critical DAC– Register (Critical Shunt Negative Voltage) 15h (Read/Write)

No sign bit (sets negative limit only). At full-scale range = $-255mV$; LSB = 1mV; 8-bit.

Bit Descriptions

CF: Configures DAC Comparator output filter.

Bits 7-4 Ranges from 0 to 0.96ms; 64s/LSB. CF settings are listed in Table 9.

WD: Configures Warning pin Output Delay from 0 to 1.5s; 0.1 second/LSB.

Bits 3–0 Default = 0. WD settings are listed in [Table 10](#page-42-0).

Table 9. CF Settings

www.ti.com ... SBOS403B–JUNE 2007–REVISED MARCH 2009

WD3	WD ₂	WD1	WD ₀	DELAY SETTING (s)
0	$\mathbf 0$	$\mathbf 0$	0	$\mathbf 0$
0	$\mathbf 0$	$\mathbf{0}$		0.1
0	0		0	0.2
0	$\mathbf 0$			0.3
$\mathbf 0$		$\mathbf{0}$	0	0.4
0		$\mathbf{0}$	1	0.5
$\mathbf 0$			$\mathbf 0$	0.6
0			1	0.7
	0	$\mathbf 0$	0	0.8
	0	$\mathbf{0}$	1	0.9
	0		$\mathbf{0}$	1.0
	0			1.1
		$\mathbf 0$	0	1.2
		$\mathbf 0$	1	1.3
			0	1.4
				1.5

Table 10. WD Settings

Calibration Register 16h (Read/Write)

Current and power calibration are set by bits D15 to D1 of the Calibration Register. Note that bit D0 is not used in the calculation. This register sets the current that corresponds to a full-scale drop across the shunt. Full-scale range and the LSB of the current and power measurement depend on the value entered in this register. See the *[Programming the INA209 Power Measurement Engine](#page-20-0)* section. This register is suitable for use in overall system calibration. Note that the '0' POR values are all default.

(1) D0 is a *void* bit and will always be '0'. It is not possible to write a '1' to D0. CALIBRATION is the value stored in D15:D1.

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

PACKAGE MATERIALS INFORMATION

TEXAS NSTRUMENTS

www.ti.com 3-Mar-2022

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Mar-2022

*All dimensions are nominal

www.ti.com 3-Mar-2022

TUBE

*All dimensions are nominal

PACKAGE OUTLINE

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated